



晶采光電科技股份有限公司  
**AMPIRE CO., LTD.**

## SPECIFICATIONS FOR LCD MODULE

<b>CUSTOMER</b>	
<b>CUSTOMER PART NO.</b>	
<b>AMPIRE PART NO.</b>	<b>AM-640480G2TNQW-TW2H</b>
<b>APPROVED BY</b>	
<b>DATE</b>	

☐ Approved For Specifications

☐ Approved For Specifications & Sample

**AMPIRE CO., LTD.**

**4F., No.116, Sec. 1, Xintai 5th Rd., Xizhi Dist., New Taipei  
City221, Taiwan (R.O.C.)**

**新北市汐止區新台五路一段 116 號 4 樓(東方科學園區 A 棟)**

**TEL:886-2-26967269 , FAX:886-2-26967196 or 26967270**

<b>APPROVED BY</b>	<b>CHECKED BY</b>	<b>ORGANIZED BY</b>

## RECORD OF REVISION

Revision Date	Page	Contents	Editor
2010/1/22	--	New Release	Edward
2012/2/2	--	Update SSD1963 Control Data	Rober
2014/04/16		Update OUTLINE DIMENSION	Bob

## 1 Features

5.7 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 5".7 TFT-LCD panel, LCD controller, power driver circuit, Touch panel, LED driver circuit and backlight unit.

### 1.1 TFT Panel Feature :

- (1) Construction: 5.7" a-Si color TFT-LCD, White LED Backlight and PCB.
- (2) Resolution (pixel): 640(R.G.B) X480
- (3) Number of the Colors : Real 262K colors ( R , G , B 6 bit digital each)
- (4) LCD type : 12'clock Transmissive Color TFT LCD ( normally White)
- (5) Interface: 40 pin pitch 0.5 FFC
- (6) Power Supply Voltage: 3.3V . Built-in power supply circuit.
- (7) Backlight supply voltage : **5.0V**
- (8) Built-in Touch Panel controller

### 1.2 LCD Controller Feature:

- (1) MCU interface: i80/M68 series MCU interface (default: **M68 series**).
- (2) Pixel data format: 8, 9, 16 and 18 bit.
- (3) Display RAM size: Built-in 1215K bytes frame buffer. Support up to 864 x 480 at 24bpp display.
- (4) Arbitrary display memory starts position selection.
- (5) 16 bit interface support 65K (R5 G6 B5) Color.

## 2 Physical specifications

Item	Specifications	Unit
Display resolution(dot)	640×(RGB)(W) x 480(H)	dot
Active area	115.2(W) x 86.4(H)	mm
Screen size	5.7(Diagonal)	inch
Pixel size	60.5 (W) x 181.5 (H)	um
Color configuration	R.G.B stripe	
Overall dimension	<b>127.0(W)x98.43(H) x 9.9(D)Max</b>	mm
Weight	105	g
Backlight unit	LED	

### 3 Electrical specification

#### 3.1 Absolute max. ratings

##### 3.1.1 Electrical Absolute max. ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDD	VSS=0	-0.3	4.6	V	
Input voltege	V <sub>in</sub>		-0.3	VDD+0.3	V	Note 1

Note1: /CS,/WR,/RD,RS,DB0~DB17

##### 3.1.2 Environmental Absolute max. ratings

Item	OPERATING		STORAGE		Remark
	MIN	MAX	MIN	MAX	
Temperature	-20	70	-30	80	Note2,3,4,5,6,7
Humidity	Note1		Note1		
Corrosive Gas	Not Acceptable		Not Acceptable		

Note1 : Ta ≤ 40°C : 85% RH max

Ta > 40°C : Absolute humidity must be lower than the humidity of 85%RH at 40°C

Note2 : For storage condition Ta at -30°C < 48h , at 80°C < 100h

For operating condition Ta at -20°C < 100h


Note3 : Background color changes slightly depending on ambient temperature. This phenomenon is reversible.

Note4 : The response time will be slower at low temperature.

Note5 : Only operation is guarantied at operating temperature. Contrast , response time, another display quality are evaluated at +25°C

Note6 :

- LED BL : When LCM is operated over 40°C ambient temperature, the I<sub>LED</sub> of the LED back-light should be follow :



Note7 : This is panel surface temperature, not ambient temperature.

Note8 : LED BL: When LCM be operated over than 40°C, the life time of the LED back-light will be reduced.

## 3.2 Electrical characteristics

### 3.2.1 DC Electrical characteristic of the LCD

Typical operating conditions (VSS=0V)

Item		Symbol	Min.	Typ.	Max.	Unit	Remark
Power supply		VDD	3.0	3.3	4	V	
Input Voltage for logic	H Level	V <sub>IH</sub>	0.7 VDD	--	VDD	V	Note 1
	L Level	V <sub>IL</sub>	VSS	--	0.3 VDD	V	
Power Supply current		IDD	-	95	-	mA	Note 2


Note 1: /CS,/WR,/RD,RS,DB0~DB17

Note 2: fV =60Hz , Ta=25°C , Display pattern : All Black

\*:Will be reference only

### 3.2.2 Electrical characteristic of LED Back-light

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
LED voltage	V <sub>AK</sub>	9.0	--	10.5	V	I <sub>LED</sub> =120mA,Ta=25°C
LED forward current	I <sub>LED</sub>	--	120	140	mA	Ta=25°C
LED DRIVER current	I <sub>DLED</sub>	--	220	--	mA	V <sub>LED</sub> =5V



- The constant current source is needed for white LED back-light driving.

When LCM is operated over 60°C ambient temperature, the I<sub>LED</sub> of the LED

back-light should be adjusted to 15mA max(For one dice LED).

### 3.2.3 Touch Panel Electrical Specification

Parameter	Condition	Standard Value
Terminal Resistance	X Axis	340 ~ 1090 $\Omega$
	Y Axis	180 ~ 470 $\Omega$
Insulating Resistance	DC 25 V	More than 20M $\Omega$
Linearity	--	$\pm 1.5$ %
Pen writing Durability	Note a	100,000 times(min)
Input life by finger	Note b	1,000,000 times (min)

#### Note A .

Writing length 35 mm.

Writing speed: 300mm/sec.

Shape of pen end : R0.8

Load : 250 g

#### Note B

By Silicon rubber tapping at same point


Shape of rubber end : R8

Load : 200g

Frequency : 5 Hz

#### Interface

No.	Symbol	Function
1	YU	Touch Panel Top Signal
2	XL	Touch Panel Left Signal
3	YD	Touch Panel Bottom Signal
4	XR	Touch Panel Right Signal




## 4 Optical specification

### 4.1 Optical characteristic:

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note	
Contrast ratio		CR	Point - 5 Θ=Φ=0°	200	250	--	--	(1)(2)(3)	
Luminance		Lw		--	400	-	cd/m <sup>2</sup>	ILED=140mA (1)(3)	
Luminance Uniformity		ΔL		70	75	-	%	(1)(3)	
Response Time ( White – Black )		T <sub>r</sub> +T <sub>f</sub>		--	50	--	ms	(1)(3)(5)	
Viewing Angle	Vertical	Θ	CR≥ 10 Point – 5	80	100	-	Deg.	(1)(2)(4)	
	Horizontal	Φ		120	140	-			
Color chromaticity		Red	Rx	Point - 5 Θ=Φ=0°	0.566	0.616	0.666	--	(1)(3)
			Ry		0.302	0.352	0.402		
		Green	Gx		0.308	0.358	0.408		
			Gy		0.518	0.568	0.618		
		Blue	Bx		0.096	0.146	0.196		
			By		0.086	0.136	0.186		
		White	Wx		0.296	0.346	0.396		
			Wy		0.328	0.378	0.428		

NOTE :

(1) Measure conditions : 25°C ± 2°C , 60 ± 10%RH under 10Lux , in the dark room by BM-7TOPCON) ,viewing 2° , VCC=3.3V , VDD=3.3V



(2) Definition of Contrast Ratio :

**Contrast Ratio (CR) = (White) Luminance of ON ÷ (Black) Luminance of OFF**

(3) Definition of Luminance :

Definition of Luminance Uniformity

Measure white luminance on the point 5 as figure9-1

Measure white luminance on the point 1 ~ 9 as figure9-1

$$\Delta L = [ L(\text{MIN}) / L(\text{MAX}) ] \times 100\%$$




Fig9-1 Measuring point

(4) Definition of Viewing Angle( $\Theta, \Phi$ ), refer to Fig9-2 as below :




Fig9-2 Definition of Viewing Angle

(5) Definition of Response Time.(White – Black)





Fig9-3 Definition of Response Time(White-Black)



## 5 Interface specifications

Pin no	Symbol	I/O	Description	Remark
1	DGND	-	GND	
2				
3	VLED	I	LED Power input (5V)	
4	NC	-	No connection	
5	/RESET	I	Reset signal for TFT LCD controller.	
6	RS	I	Register and Data select for TFT LCD controller.	
7	/CS	I	Chip select low active signal for TFT LCD controller.	
8	E	I	80mode: /WR low active signal for TFT LCD controller. 68mode: E signal latch on rising edge.	
9	R/W	I	80mode: /RD low active signal for TFT LCD controller. 68mode: R/W signal Hi: read, Lo: write.	
10	DB0	I	Data bus.	
11	DB1	I		
12	DB2	I		
13	DB3	I		
14	DB4	I		
15	DB5	I		
16	DB6	I		
17	DB7	I		
18	DB8	I		
19	DB9	I		
20	DB10	I		
21	DB11	I		
22	DB12	I		
23	DB13	I		
24	DB14	I		
25	DB15	I		
26	DB16	I		
27	DB17	I		
28	NC	-	No connection.	
29	DGND	-	GND	
30	SK / X1	-	Serial Clock Touch Panel Left Signal in X Axis	
31	DO / X2	-	Data Output Touch Panel Right Signal in X Axis	
32	DI / Y1	-	Data In Touch Panel Upper Signal in Y Axis	
33	TPCS / Y2	-	Chip Select ( Low Active) Touch Panel Lower Signal in X Axis	
34	IRQ	-	Interrupt	
35-37	VDD	-	Power supply for the logic (3.3V).	
38-40	DGND	-	GND.	

## 6 BLOCK DIAGRAM




## 7 Interface Protocol

### 7.1 M68 Series

#### Parallel 6800-series Interface Timing Characteristics (Use CS# as clock)

Symbol	Parameter	Min	Typ	Max	Unit
$f_{MCLK}$	System Clock Frequency*	1	-	110	MHz
$t_{MCLK}$	System Clock Period*	$1/f_{MCLK}$	-	-	ns
$t_{PWCSH}$	Control Pulse High Width	Write 13 Read 30	$1.5 * t_{MCLK}$ $3.5 * t_{MCLK}$	-	ns
$t_{PWCSL}$	Control Pulse Low Width	Write (next write cycle) 13 Write (next read cycle) 80 Read 80	$1.5 * t_{MCLK}$ $9 * t_{MCLK}$ $9 * t_{MCLK}$	-	ns
$t_{AS}$	Address Setup Time	2	-	-	ns
$t_{AH}$	Address Hold Time	2	-	-	ns
$t_{DSW}$	Data Setup Time	4	-	-	ns
$t_{DHW}$	Data Hold Time	1	-	-	ns
$t_{PLW}$	Write Low Time	14	-	-	ns
$t_{PHW}$	Write High Time	14	-	-	ns
$t_{PLWR}$	Read Low Time	38	-	-	ns
$t_{ACC}$	Data Access Time	32	-	-	ns
$t_{DHR}$	Output Hold time	1	-	-	ns
$t_R$	Rise Time	-	-	0.5	ns
$t_F$	Fall Time	-	-	0.5	ns


\* System Clock denotes external input clock (PLL-bypass) or internal generated clock (PLL-enabled)



# Parallel 6800-series Interface Timing Characteristics (Use E as clock)

Symbol	Parameter	Min	Typ	Max	Unit
$f_{MCLK}$	System Clock Frequency*	1	-	110	MHz
$t_{MCLK}$	System Clock Period*	$1/f_{MCLK}$	-	-	ns
$t_{PWCSH}$	Control Pulse Low Width Write (next write cycle)	13	$1.5 * t_{MCLK}$	-	ns
	Write (next read cycle)	80	$9 * t_{MCLK}$	-	ns
	Read	80	$9 * t_{MCLK}$	-	ns
$t_{PWCSL}$	Control Pulse High Width Write	13	$1.5 * t_{MCLK}$	-	ns
	Read	30	$3.5 * t_{MCLK}$	-	ns
$t_{AS}$	Address Setup Time	2	-	-	ns
$t_{AH}$	Address Hold Time	2	-	-	ns
$t_{DSW}$	Data Setup Time	4	-	-	ns
$t_{DHW}$	Data Hold Time	1	-	-	ns
$t_{PLW}$	Write Low Time	14	-	-	ns
$t_{PHW}$	Write High Time	14	-	-	ns
$t_{PLWR}$	Read Low Time	38	-	-	ns
$t_{ACC}$	Data Access Time	32	-	-	ns
$t_{DHR}$	Output Hold time	1	-	-	ns
$t_R$	Rise Time	-	-	0.5	ns
$t_F$	Fall Time	-	-	0.5	ns

\* System Clock denotes external input clock (PLL-bypass) or internal generated clock (PLL-enabled)




## 7.2 i80 Series


Symbol	Parameter	Min	Typ	Max	Unit
$f_{MCLK}$	System Clock Frequency*	1	-	110	MHz
$t_{MCLK}$	System Clock Period*	$1/f_{MCLK}$	-	-	ns
$t_{PWCSL}$	Control Pulse High Width Write	13	$1.5 * t_{MCLK}$	-	ns
	Read	30	$3.5 * t_{MCLK}$	-	ns
$t_{PWCSH}$	Control Pulse Low Width Write (next write cycle)	13	$1.5 * t_{MCLK}$	-	ns
	Write (next read cycle)	80	$9 * t_{MCLK}$	-	ns
	Read	80	$9 * t_{MCLK}$	-	ns
$t_{AS}$	Address Setup Time	1	-	-	ns
$t_{AH}$	Address Hold Time	2	-	-	ns
$t_{DSW}$	Write Data Setup Time	4	-	-	ns
$t_{DHW}$	Write Data Hold Time	1	-	-	ns
$t_{PWLW}$	Write Low Time	12	-	-	ns
$t_{DHR}$	Read Data Hold Time	1	-	-	ns
$t_{ACC}$	Access Time	32	-	-	ns
$t_{PWLR}$	Read Low Time	36	-	-	ns
$t_R$	Rise Time	-	-	0.5	ns
$t_F$	Fall Time	-	-	0.5	ns
$t_{CS}$	Chip select setup time	2	-	-	ns
$t_{CSH}$	Chip select hold time to read signal	3	-	-	ns

\* System Clock denotes external input clock (PLL-bypass) or internal generated clock (PLL-enabled)

Parallel 8080-series Interface Timing Diagram (Write Cycle)



Parallel 8080-series Interface Timing Diagram (Read Cycle)



## 7.3 Data transfer order Setting

Interface	Cycle	D[23]	D[22]	D[21]	D[20]	D[19]	D[18]	D[17]	D[16]	D[15]	D[14]	D[13]	D[12]	D[11]	D[10]	D[9]	D[8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
24 bits	1 <sup>st</sup>	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
18 bits	1 <sup>st</sup>							R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
16 bits (565 format)	1 <sup>st</sup>							R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
16 bits	1 <sup>st</sup>							R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0		
	2 <sup>nd</sup>							B7	B6	B5	B4	B3	B2	B1	B0	R7	R6	R5	R4	R3	R2	R1	R0		
	3 <sup>rd</sup>							G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0		
12 bits	1 <sup>st</sup>															R7	R6	R5	R4	R3	R2	R1	R0	G7	G6
	2 <sup>nd</sup>															G3	G2	G1	G0	B7	B6	B5	B4	B3	B2
9 bits	1 <sup>st</sup>																R5	R4	R3	R2	R1	R0	G5	G4	G3
	2 <sup>nd</sup>																G2	G1	G0	B5	B4	B3	B2	B1	B0
8 bits	1 <sup>st</sup>																R7	R6	R5	R4	R3	R2	R1	R0	
	2 <sup>nd</sup>																G7	G6	G5	G4	G3	G2	G1	G0	
	3 <sup>rd</sup>																B7	B6	B5	B4	B3	B2	B1	B0	

## 8 Command Table

Hex Code	Command	Description
0x00	nop	No operation
0x01	soft_reset	Software Reset
0x0A	get_power_mode	Get the current power mode
0x0B	get_address_mode	Get the frame buffer to the display panel read order
0x0C	Reserved	Reserved
0x0D	get_display_mode	The SSD1963 returns the Display Image Mode.
0x0E	get_tear_effect_status	Get the Tear Effect status
0x0F	Reserved	Reserved
0x10	enter_sleep_mode	Turn off the panel. This command will pull low the GPIO0. If GPIO0 is configured as normal GPIO or LCD miscellaneous signal with command set_gpio_conf, this command will be ignored.
0x11	exit_sleep_mode	Turn on the panel. This command will pull high the GPIO0. If GPIO0 is configured as normal GPIO or LCD miscellaneous signal with command set_gpio_conf, this command will be ignored.
0x12	enter_partial_mode	Part of the display area is used for image display.
0x13	enter_normal_mode	The whole display area is used for image display.
0x20	exit_invert_mode	Displayed image colors are not inverted.
0x21	enter_invert_mode	Displayed image colors are inverted.
0x26	set_gamma_curve	Selects the gamma curve used by the display panel.
0x28	set_display_off	Blanks the display panel
0x29	set_display_on	Show the image on the display panel
0x2A	set_column_address	Set the column address
0x2B	set_page_address	Set the page address
0x2C	write_memory_start	Transfer image information from the host processor interface to the SSD1963 starting at the location provided by set_column_address and set_page_address
0x2E	read_memory_start	Transfer image data from the SSD1963 to the host processor interface starting at the location provided by set_column_address and set_page_address
0x30	set_partial_area	Defines the partial display area on the display panel
0x33	set_scroll_area	Defines the vertical scrolling and fixed area on display area
0x34	set_tear_off	Synchronization information is not sent from the SSD1963 to the host processor
0x35	set_tear_on	Synchronization information is sent from the SSD1963 to the host processor at the start of VFP
0x36	set_address_mode	Set the read order from frame buffer to the display panel
0x37	set_scroll_start	Defines the vertical scrolling starting point
0x38	exit_idle_mode	Full color depth is used for the display panel
0x39	enter_idle_mode	Reduce color depth is used on the display panel.
0x3A	Reserved	Reserved
0x3C	write_memory_continue	Transfer image information from the host processor interface to the SSD1963 from the last written location
0x3E	read_memory_continue	Read image data from the SSD1963 continuing after the last read_memory_continue or read_memory_start

Hex Code	Command	Description
0x44	set_tear_scanline	Synchronization information is sent from the SSD1963 to the host processor when the display panel refresh reaches the provided scanline
0x45	get_scanline	Get the current scan line
0xA1	read_ddb	Read the DDB from the provided location
0xA8	Reserved	Reserved
0xB0	set_lcd_mode_	Set the LCD panel mode and resolution
0xB1	get_lcd_mode	Get the current LCD panel mode, pad strength and resolution
0xB4	set_hori_period	Set front porch
0xB5	get_hori_period	Get current front porch settings
0xB6	set_vert_period	Set the vertical blanking interval between last scan line and next LFRAME pulse
0xB7	get_vert_period	Set the vertical blanking interval between last scan line and next LFRAME pulse
0xB8	set_gpio_conf	Set the GPIO configuration. If the GPIO is not used for LCD, set the direction. Otherwise, they are toggled with LCD signals.
0xB9	get_gpio_conf	Get the current GPIO configuration
0xBA	set_gpio_value	Set GPIO value for GPIO configured as output
0xBB	get_gpio_status	Read current GPIO status. If the individual GPIO was configured as input, the value is the status of the corresponding pin. Otherwise, it is the programmed value.
0xBC	set_post_proc	Set the image post processor
0xBD	get_post_proc	Set the image post processor
0xBE	set_pwm_conf	Set the image post processor
0xBF	get_pwm_conf	Set the image post processor
0xC0	set_lcd_gen0	Set the rise, fall, period and toggling properties of LCD signal generator 0
0xC1	get_lcd_gen0	Get the current settings of LCD signal generator 0
0xC2	set_lcd_gen1	Set the rise, fall, period and toggling properties of LCD signal generator 1
0xC3	get_lcd_gen1	Get the current settings of LCD signal generator 1
0xC4	set_lcd_gen2	Set the rise, fall, period and toggling properties of LCD signal generator 2
0xC5	get_lcd_gen2	Get the current settings of LCD signal generator 2
0xC6	set_lcd_gen3	Set the rise, fall, period and toggling properties of LCD signal generator 3
0xC7	get_lcd_gen3	Get the current settings of LCD signal generator 3
0xC8	set_gpio0_rop	Set the GPIO0 with respect to the LCD signal generators using ROP operation. No effect if the GPIO0 is configured as general GPIO.
0xC9	get_gpio0_rop	Get the GPIO0 properties with respect to the LCD signal generators.
0xCA	set_gpio1_rop	Set the GPIO1 with respect to the LCD signal generators using ROP operation. No effect if the GPIO1 is configured as general GPIO.
0xCB	get_gpio1_rop	Get the GPIO1 properties with respect to the LCD signal generators.
0xCC	set_gpio2_rop	Set the GPIO2 with respect to the LCD signal generators using ROP operation. No effect if the GPIO2 is configured as general GPIO.



Hex Code	Command	Description
0xCD	get_gpio2_rop	Get the GPIO2 properties with respect to the LCD signal generators.
0xCE	set_gpio3_rop	Set the GPIO3 with respect to the LCD signal generators using ROP operation. No effect if the GPIO3 is configured as general GPIO.
0xCF	get_gpio3_rop	Get the GPIO3 properties with respect to the LCD signal generators.
0xD0	set_dbc_conf	Set the dynamic back light configuration
0xD1	get_dbc_conf	Get the current dynamic back light configuration
0xD4	set_dbc_th	Set the threshold for each level of power saving
0xD5	get_dbc_th	Get the threshold for each level of power saving
0xE0	set_pll	Start the PLL. Before the start, the system was operated with the crystal oscillator or clock input
0xE2	set_pll_mn	Set the PLL
0xE3	get_pll_mn	Get the PLL settings
0xE4	get_pll_status	Get the current PLL status
0xE5	set_deep_sleep	Set deep sleep mode
0xE6	set_lshift_freq	Set the LSHIFT (pixel clock) frequency
0xE7	get_lshift_freq	Get current LSHIFT (pixel clock) frequency setting
0xE8	Reserved	Reserved
0xE9	Reserved	Reserved
0xF0	set_pixel_data_interface	Set the pixel data format of the parallel host processor interface
0xF1	get_pixel_data_interface	Get the current pixel data format settings
0xFF	Reserved	Reserved

About the further detail, please refer the datasheet of SSD1963.

## 9 DISPLAYED COLOR AND INPUT DATA

	Color & Gray Scale	DATA SIGNAL																	
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Red	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Green	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Blue	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

## 10. Reliability Test Items

Test Item	Test Conditions	Note
High Temperature Operation	70±3°C , t=240 hrs	
Low Temperature Operation	-20±3°C , t=240 hrs	
High Temperature Storage	80±3°C , t=240 hrs	1,2
Low Temperature Storage	-30±3°C , t=240 hrs	1,2
Storage at High Temperature and Humidity	60°C, 90% RH , 240 hrs	1,2
Thermal Shock Test	-20°C (30min) ~ 70°C (30min) 100 cycles	1,2
Vibration Test (Packing)	Sweep frequency : 10 ~ 55 ~ 10 Hz/1min Amplitude : 0.75mm Test direction : X.Y.Z/3 axis Duration : 30min/each axis	2

Note 1 : Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions (15-35°C , 45-65%RH).

## **11 USE PRECAUTIONS**

### **11.1 Handling precautions**

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

### **11.2 Installing precautions**

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. 1MΩ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

### **11.3 Storage precautions**

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C

and 35°C and also the humidity under 60%.

- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

#### **11.4 Operating precautions**


- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC drive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2V<sub>dd</sub> or less and H level: 0.8V<sub>dd</sub> or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

### **11.5 Other**

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warrantee for all products and three months warrantee for all repairing products.

[illegible]

REV	REVISION RECORD	DATE NAME
0	NEW RELEASE	01-21-10 SNOW
1	Modify CNI (PIN1 to PIN0)	04-16-14 SNOW



CN1		
1	DGND	21 DB11
2	DGND	22 DB12
3	VLED	23 DB13
4	NC	24 DB14
5	/RESET	25 DB15
6	RS	26 DB16
7	/CS	27 DB17
8	R/W	28 NC
9	E	29 DGND
10	DB0	30 SK/X1
11	DB1	31 DO/X2
12	DB2	32 DI/Y1
13	DB3	33 TPCS/Y2
14	DB4	34 IRQ
15	DB5	35 VDD
16	DB6	36 VDD
17	DB7	37 VDD
18	DB8	38 DGND
19	DB9	39 DGND
20	DB10	40 DGND

<div><div>AMC</div><div>品 采光電科技</div><div>COMPURE</div></div>										
TITLE 640480G2-TW2 (5.7") 1										
DWG. NO. *100138MB										
SHEET 1 OF 1										
1	7	TOLERANCE GRADE(±)		A	B	DIM.	MN	DWN.	SNOW	DATE
2	8									01-21-10
3	9					IE NO.		CHK.		DATE
4	10									
5	11					PARTS NO. LCM-1		APPD.		DATE
6	12					640480G2-TW2				