
## **TFT DISPLAY SPECIFICATION**





WINSTAR Display Co.,Ltd. 華凌光電股份有限公司





WEB: <a href="https://www.winstar.com.tw">https://www.winstar.com.tw</a> E-mail: sales@winstar.com.tw

#### **SPECIFICATION**

| CUSTOMER :                |                    |
|---------------------------|--------------------|
| MODULE NO.:               | WF35XSWACDNNO#     |
|                           | 3                  |
|                           |                    |
| APPROVED BY:              |                    |
| ( FOR CUSTOMER USE ONLY ) |                    |
|                           | PCB VERSION: DATA: |

| SALES BY     | APPROVED BY               | CHECKED BY | PREPARED BY |
|--------------|---------------------------|------------|-------------|
|              |                           |            | 葉虹蘭         |
| ISSUED DATE: | 2021/07 <mark>/</mark> 30 |            |             |

TFT Display Inspection Specification: <a href="https://www.winstar.com.tw/technology/download.html">https://www.winstar.com.tw/technology/download.html</a>
Precaution in use of TFT module: <a href="https://www.winstar.com.tw/technology/download/declaration.html">https://www.winstar.com.tw/technology/download/declaration.html</a>

| Wi<br>華 | nstar Displag<br>菱光電股份有限 | y Co., LT<br>公司     | <b>D</b> | MODLE NO:        |
|---------|--------------------------|---------------------|----------|------------------|
| REC     | ORDS OF REV              | ISION               | E        | DOC. FIRST ISSUE |
| VERSION | DATE                     | REVISED<br>PAGE NO. | SUM      | MMARY            |
| 0       | 2021/07/30               |                     | Firs     | est issue        |

### Contents

- 1. Module Classification Information
- 2.Summary
- 3. General Specifications
- 4. Absolute Maximum Ratings
- 5. Electrical Characteristics
- 6.AC Characteristics
- 7. Communication Interface
- 8. Optical Characteristics
- 9.Interface
- 10.Block Diagram
- 11.Reliability
- 12.Contour Drawing
- 13.檢驗規範(Inspection Specification)
- 14.Other

# 1. Module Classification Information

| W | F | 35 | X | S   | W | A | C | D | N  | N    | 0    | #    |
|---|---|----|---|-----|---|---|---|---|----|------|------|------|
| 1 | 2 | 3  | 4 | (5) | 6 | 7 | 8 | 9 | 10 | (11) | (12) | (13) |

| ①    | Brand: WINSTA               | R DISPLAY        | CORPORA       | TIOI     | 1        |                     |              |                         |       |             |          |      |
|------|-----------------------------|------------------|---------------|----------|----------|---------------------|--------------|-------------------------|-------|-------------|----------|------|
| 2    | Display Type: F-            | →TFT Type, J     | J→Custom      | TFT      |          |                     |              |                         |       |             |          |      |
| 3    | Display Size: 3.:           | 5" TFT           |               |          |          |                     |              |                         |       |             |          |      |
| 4    | Model serials no.           |                  |               |          |          |                     |              |                         |       |             | <u> </u> |      |
| (5)  | Backlight                   | F→CCFL, W        | hite          |          |          | T-                  | T→LED, White |                         |       |             |          |      |
| 9    | Type:                       | S→LED, Hig       | gh Light Wl   | nite     |          | Z→Nichia LED, White |              |                         |       |             |          |      |
|      | LCD Polarize                | A→Transmis       | sive, N.T, l  | PS T     | FT       | Q-                  | →T           | ransmissiv              | e, S  | uper W.T,   | 12:00    |      |
|      | Type/                       | C→Transmis       | sive, N. T,   | 6:00     | ;        | R-                  | →T           | ransmissiv              | e, S  | uper W.T,   | O-TFT    |      |
|      | Temperature                 | F→Transmis       | sive, N.T,12  | 2:00     | ,        | V-                  | →T           | ransmissiv              | e, S  | uper W.T,   | VA TF    | T    |
| 6    | _                           | I→Transmiss      | sive, W. T, 6 | 5:00     |          | W-                  | →7           | Transmissi              | ve, s | Super W.T,  | IPS T    | FT   |
|      | range/ Gray Scale Inversion | K→Transflec      | ctive, W.T,1  | 2:00     |          | X-                  | →T           | ransmissiv              | e, V  | V.T, VA TF  | T        |      |
|      | Direction                   | L→Transmis       | sive, W.T,1   | 2:00     |          | Y-                  | →T           | ransmissiv              | e, V  | V.T, IPS TE | T        |      |
|      | Direction                   | N→Transmis       | sive, Super   | W.T      | , 6:00   | Z-                  | →Tı          | ransmissiv              | e, V  | V.T, O-TFT  | i        |      |
|      | A: TFT LCD                  |                  |               |          |          | F :                 | T            | FT+CONT                 | RO    | L BOAR      | D        |      |
|      | B: TFT+SCREV                | V HOLES+CO       | ONTROL B      | OAR      | D        | G:                  | · T          | FT+ SCR                 | EW    | HOLES       |          |      |
| 7    | C: TFT+ SCRE                | W HOLES +A       | /D BOARI      |          |          | Η:                  | : T          | FT+D/V                  | BC    | OARD        |          |      |
|      | D: TFT+ SCREW               | HOLES +A/D B     | OARD+CON      | TROI     | BOARD    | I:                  | TF           | T+ SCRE                 | WI    | HOLES +D    | /V BC    | OARD |
|      | E: TFT+ SCREV               | W HOLES +P       | OWER B        | OAR      | D        | J:                  | TF           | FT+POWE                 | ER E  | BD          |          |      |
|      | Resolution:                 |                  |               | <u> </u> |          |                     |              |                         |       |             |          |      |
|      | A 128160 B                  | 320234           | 320240        | D        | 48023    | 34                  | Е            | 480272                  | F     | 640480      |          |      |
| 8    | G 800480 H                  | 1024600          | 320480        | J        | 24032    | 20 ]                | K            | 800600                  | L     | 240400      |          |      |
|      | M 1024768 N                 | 128128 F         | 1280800       | Q        | 48080    | 00                  | R            | 640320                  | S     | 480128      |          |      |
|      | T 800320 U                  | 8001280 <b>V</b> | 7 176220      | W        | 12803    | 98                  | X            | 1024250                 | Y     | 1920720     |          |      |
|      | Z 800200 2                  | 1024324 3        | 7201280       | 4        | 192012   | 200                 | 5            | 1366768                 | 6     | 1280320     |          |      |
| 9    | D: Digital L:               | LVDS M:M         | IIPI          |          |          |                     |              |                         |       |             | 3        |      |
|      | Interface:                  |                  |               | X        |          |                     |              |                         |       |             |          |      |
| 10   | N Without co                | ntrol board      | A 8Bit        |          | В        | 1                   | 6E           | Bit                     | Н     | HDMI        |          |      |
|      | I I2C Interfa               | ce               | R RS23        | 32       | S        | SPI I               | Inte         | erface                  | U     | USB         |          |      |
|      | TS:                         |                  |               |          |          |                     |              |                         |       |             | •        |      |
|      | N Without TS                |                  | T Resis       | tive     | touch pa | nel                 |              | C C <mark>a</mark> paci | tive  | touch pane  | el (G-F  | F-F) |
| (11) | G Capacitive to             | ouch panel (G-   | ·G)           |          | C1       | Cap                 | ac           | itive touch             | par   | nel (G-F-F) | +OCA     |      |
|      | C2 Capacitive to            | ouch panel (G-   | ·F-F)+OCR     |          | G1       | Cap                 | oac          | itive touch             | par   | nel (G-G)+  | OCA      |      |
|      | G2 Capacitive to            | ouch panel (G-   | ·G)+OCR       | V        | В        | CTI                 | P+0          | GG+USB                  |       |             |          |      |
| 12   | Version: X:Rasj             | pberry pi        | <b>*</b>      |          |          |                     |              |                         |       |             |          |      |
| 13)  | Special Code                |                  | th ROHS d     | irecti   | ve regul | atior               | 1S           |                         |       |             |          |      |
|      | <u>, -</u>                  | 1                |               |          |          |                     |              |                         |       |             |          |      |

## 2.Summary

TFT 3.5" is a IPS transmissive type color active matrix TFT liquid crystal display that use amorphous silicon TFT as switching devices. This module is a composed of a TFT\_LCD module, It is usually designed for industrial application and this module follows RoHs.



## 3.General Specifications

| Item             | Dimension                         | Unit |
|------------------|-----------------------------------|------|
| Size             | 3.5                               | inch |
| Dot Matrix       | 320 x RGBx240(TFT)                | dots |
| Module dimension | 76.84(W) x 63.84(H) x 3.27(D)     | mm   |
| Active area      | 70.08 x 52.56                     | mm   |
| Dot pitch        | 0.073 x 0.219                     | mm   |
| LCD type         | TFT, normally black, Transmissive | •    |
| View Direction   | Wide View                         |      |
| Driver IC        | ST7272A or equivalent             |      |
| Interface        | 24-bit RGB                        |      |
| Aspect Ratio     | 4:3                               |      |
| Backlight Type   | LED,Normally White                |      |
| With /Without TP | Without TP                        |      |
| Surface          | Glare                             |      |

<sup>\*</sup>Color tone slight changed by temperature and driving voltage.

## 4. Absolute Maximum Ratings

| Item                  | Symbol | Min | Тур | Max | Unit                   |
|-----------------------|--------|-----|-----|-----|------------------------|
| Operating Temperature | TOP    | -30 | _   | +85 | $^{\circ}\!\mathbb{C}$ |
| Storage Temperature   | TST    | -40 | _   | +85 | $^{\circ}\!\mathbb{C}$ |

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp.  $\leq\!60^{\circ}\!C$  , 90% RH MAX. Temp.  $>\!60^{\circ}\!C$  , Absolute humidity shall be less than 90% RH at  $60^{\circ}\!C$ 

## 5.Electrical Characteristics

#### 5.1. Operating conditions:


| Item                   | Symbol | Min | Тур | Max | Unit | Remark |
|------------------------|--------|-----|-----|-----|------|--------|
| Supply Voltage For LCM | VCC    | 3.0 | 3.3 | 3.6 | V    |        |
| Supply Current For LCM | ICC    | _   | 20  | 30  | mA   | Note 1 |

Note 1 : This value is test for VCC =3.3V , Ta=25 °C only

#### 5.2. LED driving conditions

| Parameter         | Symbol | Min. | Тур.   | Max. | Unit | Remark     |
|-------------------|--------|------|--------|------|------|------------|
| LED current       |        | ı    | 40     | -    | mA   |            |
| Power Consumption |        | 540  | 600    | 660  | mW   |            |
| LED voltage       | LED+   | 13.5 | 15     | 16.5 | V    | Note 1     |
| LED Life Time     |        | -    | 50,000 | ,    | Hr   | Note 2,3,4 |

Note 1 : There are 1 Groups LED



Note 2 : Ta = 25  $^{\circ}$ C

Note 3: Brightness to be decreased to 50% of the initial value

Note 4: The single LED lamp case

## 6.AC Characteristics


#### **6.1. System Operation AC Characteristics**

PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C, Bare Chip

| ltem                         | Symbol | Min. | Тур. | Max. | Unit | Conditions   |
|------------------------------|--------|------|------|------|------|--|
| VDD Power Source Slew Time   | TPOR   | -    | -    | 20   | ms   | From 0V to 99% VDD                                       |
| GRB Pulse Width              | tRSTW  | 10   | 50   | -    | us   | R=10Kohm, C=1uF  |
| SD Output Stable Time        | Tst    | -    | -    | 12   | us   | Output settled within<br>+20mV Loading =<br>6.8k+28.2pF. |
| GD Output Rise and Fall Time | Tgst   | -    | -    | 6    | us   | Output settled (5%~95%),<br>Loading = 4.7k+29.8pF        |


#### 6.2. System Bus Timing for I2C Interface

PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C, Bare Chip




| Item   | Symbol  | Min.     | Тур. | Max.  | Unit | Conditions |
|--|---------|----------|------|-------|------|------------|
| SCL Clock Frequency                          | FSCL    | 32       | 14   | 400   | KHz  |            |
| SCL Clock Low Period                         | TLOW    | 1300     |      | 13-14 | ns   |            |
| SCL Clock High Period                        | THIGH   | 600      | 34.  | 1.00  | ns   | D ON       |
| Signal Rise Time                             | Tr      | 20+0.1Cb |      | 300   | ns   |            |
| Signal Fall Time                             | Tf      | 20+0.1Cb |      | 300   | ns   |            |
| Start Condition Setup Time                   | TSU;STA | 600      | =0   | 1-    | ns   |            |
| Start Condition Hold Time                    | THD;STA | 600      |      | 2     | ns   |            |
| Data Setup Time                              | TSU;DAT | 100      | -4 N | 18 to | ns   |            |
| Data Hold Time                               | THD;DAT | 0        | -    | 900   | ns   |            |
| Setup Time for STOP Condition                | TSU;STO | 600      | -    |       | ns   |            |
| Bus Free Time Between a STOP and START       | TBUF    | 100      |      | 1 8   | ns   |            |
| Capacitive load represented by each bus line |         | СЬ       |      | 400   | pF   |            |

**6.3. System Bus Timing for 3-Wire SPI Interface** PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C, Bare Chip



| Item                         | Symbol | Min. | Тур.   | Max. | Unit | Conditions |
|------------------------------|--------|------|--------|------|------|------------|
| CS Input Setup Time          | Ts0    | 50   | 144    | -    | ns   |            |
| Serial Data Input Setup Time | Ts1    | 50   | 14-11  | - 1  | ns   |            |
| CS Input Hold Time           | Th0    | 50   | 1.5    |      | ns   |            |
| Serial Data Input Hold Time  | Th1    | 50   | Juy 1  | 1997 | ns   |            |
| SCL Write Pulse High Width   | Twh1   | 50   | 73-77  | 2000 | ns   |            |
| SCL Write Pulse Low Width    | Twl1   | 50   | 110-11 | 2000 | ns   |            |
| SCL Read Pulse High Width    | Trh1   | 300  |        | 2000 | ns   |            |
| SCL Read Pulse Low Width     | Trl1   | 300  |        | 2000 | ns   |            |
| CS Pulse High Width          | Tw2    | 400  | 744    | - B  | ns   |            |
|                              |        |      | -      |      |      |            |

#### 6.4. System Bus Timing for RGB Interface




| Item             | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|------------------|--------|------|------|------|------|------------|
| CLK Pulse Duty   | Tclk   | 40   | 50   | 60   | %    |            |
| HSYNC Width      | Thw    | 2    | -    | -    | DCLK |            |
| VSYNC Setup Time | Tvst   | 12   | -    | -    | ns   |            |
| VSYNC Hold Time  | Tvhd   | 12   | -    | -    | ns   |            |
| HSYNC Setup Time | Thst   | 12   | -    | -    | ns   |            |
| HSYNC Hold Time  | Thhd   | 12   | -    | -    | ns   |            |
| Data Setup Time  | Tdsu   | 12   | -    | -    | ns   |            |
| Data Hold Time   | Tdhd   | 12   | -    | -    | ns   |            |
| DE Setup Time    | Tdest  | 12   | -    | -    | ns   |            |
| DE Hold Time     | Tdehd  | 12   | -    | -    | ns   |            |



### 7. Communication Interface

#### 7.1. 3-wire Serial Interface


R/W: Read/Write mode control bit. R/W=1: Read mode



- a. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- b. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- c. The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
- d. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- e. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data before then rising edge of CS pulse are valid data.
- f. Serial block operates with the SCL clock
- g. Serial data can be accepted in the power save mode.
- h. After power on reset or GRB reset, it is required 100ms delay to begin SPI communication.


#### 7.2. I2C Interface

The I2C Interface is bi-directional two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines have built-in pull up resistor which drives SDA and SCL to high when the bus is not busy. Data transfer can be initiated only when the bus is not busy.




#### 1. Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes of SDA line at this time will be interpreted as START or STOP. Bit transfer is illustrated as follows.



#### 2. START and STOP Conditions


Both SDA and SCL lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of SDA, while SCL is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of SDA while SCL is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated as follows.



WF35XSWACDNN0#



#### 3. System Configuration




The system configuration is illustrated above and some word-definitions are explained below:

- a. Transmitter: the device which sends the data to the bus.
- b. Receiver: the device which receives the data from the bus.
- c. Master: the device which initiates a transfer generates clock signals and terminates a transfer.
- d. Slave: the device which is addressed by a master.
- e. Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message.
- f. Arbitration: the procedure to ensure that, if more than one master tries to control the bus simultaneously, only one is allowed to do so and the message is not corrupted.
- g. Synchronization: procedure to synchronize the clock signals of two or more devices.

#### 4.Acknowledgment

Each byte of eight bits is followed by an acknowledge-bit. The acknowledge-bit is a HIGH signal put on SDA by the transmitter during the time when the master generates an extra acknowledge-related clock pulse. A slave receiver which is addressed must generate an acknowledge-bit after the reception of each byte. A master receiver must also generate an acknowledge-bit after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge-clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledgerelated clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the slave transmitter by not generating an acknowledge-bit on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgement on the I2C Interface is illustrated as follows.






#### 5. I2C Interface Protocol

The driver supports command/data write to addressed slaves on the bus. Before any data is transmitted on the I2C Interface, the device which should respond is addressed first. The default slave address is 0111100b and the three times I2C address could be OTP programing.

The sequence is initiated with a START condition (S) from the I2C Interface master, which is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I2C Interface transfer. After acknowledgement, one or more command or data words are followed and define the status of the addressed slaves.

Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the bus master issues a STOP condition (P). If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master. The register write/read transference sequence are described as follows.



#### 7.3. RGB Interface


#### 1.Pin Assignment for RGB Interface

| Pin -  |           | Р     | arallel RG | В     | ,     | Serial RGE | 3     |
|--------|-----------|-------|------------|-------|-------|------------|-------|
|        |           | 888   | 666        | 565   | 888   | 666        | 565   |
| VSYNC  | SYNC Mode | VSYNC | VSYNC      | VSYNC | VSYNC | VSYNC      | VSYNC |
| VSTNC  | DE Mode   | x     | x          | x     | x     | x          | x     |
| HSYNC  | SYNC Mode | HSYNC | HSYNC      | HSYNC | HSYNC | HSYNC      | HSYNC |
| HOTING | DE Mode   | x     | x          | x     | x     | x          | x     |
| DE     | SYNC Mode | X     | x          | x     | X     | x          | x     |
| DE     | DE Mode   | DE    | DE         | DE    | DE    | DE         | DE    |
|        | CLK       | CLK   | CLK        | CLK   | CLK   | CLK        | CLK   |
| [      | DR0       | R0    | X          | X     | X     | X          | X     |
| [      | DR1       | R1    | x          | x     | x     | x          | x     |
| [      | DR2       | R2    | R0         | x     | X     | x          | x     |
| [      | DR3       | R3    | R1         | R0    | x     | x          | X     |
|        | DR4       | R4    | R2         | R1    | x     | x          | x     |
| [      | DR5       | R5    | R3         | R2    | x     | x          | x     |
| [      | DR6       | R6    | R4         | R3    | x     | x          | X     |
| [      | DR7       | R7    | R5         | R4    | x     | x          | x     |
|        | OG0       | G0    | x          | x     | D0    | x          | x     |
|        | DG1       | G1    | x          | x     | D1    | x          | X     |
| [      | OG2       | G2    | G0         | G0    | D2    | D0         | D0    |
|        | OG3       | G3    | G1         | G1    | D3    | D1         | D1    |
| [      | OG4       | G4    | G2         | G2    | D4    | D2         | D2    |
| [      | OG5       | G5    | G3         | G3    | D5    | D3         | D3    |
| [      | OG6       | G6    | G4         | G4    | D6    | D4         | D4    |
|        | OG7       | G7    | G5         | G5    | D7    | D5         | D5    |
| 1      | DB0       | B0    | x          | X     | X     | х          | х     |
|        | DB1       | B1    | x          | X     | X     | x          | х     |
|        | DB2       |       | B0         | x     | x     | x          | x     |
|        | DB3       |       | B1         | В0    | x     | x          | x     |
|        | DB4       |       | B2         | B1    | X     | x          | x     |
| 1      | DB5       |       | В3         | B2    | x     | x          | x     |
| [      | DB6       | B6    | B4         | В3    | x     | x          | x     |
| 1      | DB7       | B7    | B5         | B4    | x     | x          | x     |


| RGB Mode Selection Table | DCLK  | HSYNC | VSYNC | DE    |
|--------------------------|-------|-------|-------|-------|
| SYNC - DE Mode           | Input | Input | Input | Input |
| SYNC Mode                | Input | Input | Input | GND   |
| DE Mode                  | Input | GND   | GND   | Input |

Note: "Input" means these signals are driven by host side


#### 2. Parallel RGB SYNC Mode




#### 3. Serial RGB SYNC Mode




#### 4. Parallel RGB SYNC-DE Mode




#### 5. Serial RGB SYNC-DE Mode



#### 6. Parallel RGB DE Mode



#### 7. Serial RGB DE Mode



#### 8. Parallel RGB Input Timing Table

Parallel 24-bit RGB Input Timing (PVDD=VDDI= 3.3V, AGND= 0V, TA=25 C)

|       | Parallel 24-bit RGB Input Timing Table |        |      |      |      |       |                              |  |
|-------|--|--------|------|------|------|-------|------------------------------|--|
|       | Item                                   | Symbol | Min. | Тур. | Max. | Unit  | Note                         |  |
| DCLK  | Frequency                              | Fclk   | 5    | 6    | 8    | MHz   |                              |  |
| DCI   | LK Period                              | Tclk   | 125  | 167  | 200  | ns    |                              |  |
|       | Period Time                            | Th     | 325  | 371  | 438  | DCLK  |                              |  |
|       | Display Period                         | Thdisp |      | 320  |      | DCLK  |                              |  |
|       |  |        |      |      |      |       | SYNC mode back porch control |  |
| HSYNC | Back Porch                             | Thbp   | 3    | 43   | 43   | DCLK  | by H_BLANKING[7:0] setting   |  |
|       |  |        |      |      |      |       | Thbp= H_BLANKING[7:0]        |  |
|       | Front Porch                            | Thfp   | 2    | 8    | 75   | DCLK  |                              |  |
|       | Pulse Width                            | Thw    | 2    | 4    | 43   | DCLK  |                              |  |
|       | Period Time                            | Tv     | 244  | 260  | 289  | HSYNC |                              |  |
|       | Display Period                         | Tvdisp |      | 240  |      | HSYNC |                              |  |
|       |  |        |      |      |      |       | SYNC mode back porch control |  |
| VSYNC | Back Porch                             | Tvbp   | 2    | 12   | 12   | HSYNC | by V_BLANKING[7:0] setting   |  |
|       |  |        |      |      |      |       | Tvbp= V_BLANKING[7:0]        |  |
|       | Front Porch                            | Tvfp   | 2    | 8    | 37   | HSYNC |                              |  |
|       | Pulse Width                            | Tvw    | 2    | 4    | 12   | HSYNC |                              |  |

Note: It is necessary to keep Tvbp =12 and Thbp =43 in sync mode. DE mode is unnecessary to keep it.

#### 9. Serial RGB Input Timing Table


Serial 8-bit RGB Input Timing (PVDD=VDDI= 3.3V, AGND= 0V, TA=25 C)

|       | Serial 8-bit RGB Input Timing Table |        |      |      |      |       |                              |
|-------|-------------------------------------|--------|------|------|------|-------|------------------------------|
|       | Item                                | Symbol | Min. | Тур. | Max. | Unit  | Remark                       |
| DCLK  | Frequency                           | Fclk   | 15   | 18   | 21   | MHz   |                              |
| DC    | LK Period                           | Tclk   | 47   | 55   | 66   | ns    |                              |
|       | Period Time                         | Th     | 965  | 1011 | 1078 | DCLK  |                              |
|       | Display Period                      | Thdisp |      | 960  |      | DCLK  |                              |
|       |                                     |        |      |      |      |       | SYNC mode back porch control |
| HSYNC | Back Porch                          | Thbp   | 3    | 43   | 43   | DCLK  | by H_BLANKING[7:0] setting   |
|       |                                     |        |      |      |      |       | Thbp= H_BLANKING[7:0]        |
|       | Front Porch                         | Thfp   | 2    | 8    | 75   | DCLK  |                              |
|       | Pulse Width                         | Thw    | 2    | 4    | 43   | DCLK  |                              |
|       | Period Time                         | Tv     | 244  | 260  | 289  | HSYNC |                              |
|       | Display Period                      | Tvdisp |      | 240  |      | HSYNC |                              |
|       |                                     |        |      |      |      |       | SYNC mode back porch control |
| VSYNC | Back Porch                          | Tvbp   | 2    | 12   | 12   | HSYNC | by V_BLANKING[7:0] setting   |
|       |                                     |        |      |      |      |       | Tvbp= V_BLANKING[7:0]        |
|       | Front Porch                         | Tvfp   | 2    | 8    | 37   | HSYNC |                              |
|       | Pulse Width                         | Tvw    | 2    | 4    | 12   | HSYNC |                              |

Note: It is necessary to keep Tvbp =12 and Thbp =43 in sync mode. DE mode is unnecessary to keep it.

#### 7.4. POWER ON/OFF SEQUENCE


#### 1. Power On Sequence



| Symbol | Description                                 | Min. Time | Unit |
|--------|---|-----------|------|
| T0     | System power stability to GRB RESET signal  | 0         | ms   |
| T1     | GRB RESET= "High" to DISP="High"            | 10        | ms   |
| T2     | Display Signal output to Backlight Power on | 250       | ms   |

Note: Display signal: DCLK; VSYNC; HSYNC; DE; DR[7:0]; DG[7:0]; DB[7:0]

#### 2. Power Off Sequence



| Symbol | Description  | Mín. Time | Unit |
|--------|--|-----------|------|
| TO     | Backlight Power off to DISP="Low"                    | 5         | ms   |
| T1     | DISP="Low" to IC internal voltage discharge complete | 80        | ms   |

Note: Display signal: DCLK; VSYNC; HSYNC; DE; DR[7:0]; DG[7:0]; DB[7:0]

### 8. Optical Characteristics

| Item               |        | Symbol | Condition.                 | Min  | Тур. | Max.       | Unit | Remark            |
|--------------------|--------|--------|----------------------------|------|------|------------|------|-------------------|
| Response tim       | е      | Tr+ Tf | θ=0° · Ф=0°                | -    | 30   | 40         | ms   | Note 3            |
| Contrast ratio     |        | CR     | At optimized viewing angle | 640  | 800  | -          | 1    | Note 4            |
| Color Chromoticity | White  | Wx     | θ=0° \ Φ=0                 | 0.26 | 0.31 | 0.36       | -    | Note              |
| Color Chromaticity | vville | Wy     | $\theta = 0  \Psi = 0$     | 0.30 | 0.35 | 0.40       | -    | 2,6,7             |
|                    | Hor.   | ΘR     | - CR≧10                    | 70   | 80   | -          | Deg. | Note 1            |
| Violuing angle     | HOI.   | ΘL     |                            | 70   | 80   | -          |      |                   |
| Viewing angle      | Var    | ΦТ     |                            | 70   | 80   | -          |      |                   |
|                    | Ver.   | ФВ     |                            | 70   | 80   |            |      |                   |
| Brightness         |        | -      | -                          | 1000 | - )  | <b>)</b> _ | cd/m | Center of display |
| Uniformity         |        | (U)    | -                          | 75   | -    | -          | %    | Note 5            |

Ta=25±2°C, IL=40mA

Note 1: Definition of viewing angle range




Fig. 8.1. Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7orBM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.





Fig. 8.2. Optical measurement system setup

#### Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90%to 10%. And fall time, Tf, is the time between photo detector output intensity changed from 10%to 90%



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

Contrast ratio (CR) = Luminance measured when LCD on the "White" state

Luminance measured when LCD on the "Black" state

#### Note 5: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (reference the picture in below). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity (U) = Lmin/Lmax x100%

L = Active area length

W = Active area width




Fig8.3. Definition of uniformity

Note 6: Definition of color chromaticity (CIE 1931)
Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.


## 9.Interface

### 9.1. LCM PIN Definition

| Pin | Symbol          | Function                        | Remark |
|-----|-----------------|---------------------------------|--------|
| 1   | LED-            | Power for LED backlight cathode |        |
| 2   | LED-            | Power for LED backlight cathode |        |
| 3   | LED+            | Power for LED backlight anode   |        |
| 4   | LED+            | Power for LED backlight anode   | ١.     |
| 5   | NC(YU)          | No connect                      |        |
| 6   | NC(XL)          | No connect                      |        |
| 7   | NC(SPI_IIC_SEL) | No connect                      |        |
| 8   | /RESET          | Hardware reset                  |        |
| 9   | NC(CS)          | No connect                      |        |
| 10  | NC(SDA)         | No connect                      |        |
| 11  | NC(SCL)         | No connect                      |        |
| 12  | В0              | Data bus                        |        |
| 13  | B1              | Data bus                        |        |
| 14  | B2              | Data bus                        |        |
| 15  | В3              | Data bus                        |        |
| 16  | B4              | Data bus                        |        |
| 17  | B5              | Data bus                        |        |
| 18  | B6              | Data bus                        |        |
| 19  | B7              | Data bus                        | 0      |
| 20  | Ġ0              | Data bus                        |        |
| 21  | G1              | Data bus                        |        |
| 22  | G2              | Data bus                        |        |
| 23  | G3              | Data bus                        |        |
| 24  | G4              | Data bus                        |        |
| 25  | G5              | Data bus                        |        |
| 26  | G6              | Data bus                        |        |
| 27  | G7              | Data bus                        |        |
| 28  | R0              | Data bus                        |        |
| 29  | R1              | Data bus                        |        |
| 30  | R2              | Data bus                        |        |

| 31 | R3            | Data bus   |
|----|---------------|--|
| 32 | R4            | Data bus   |
| 33 | R5            | Data bus   |
| 34 | R6            | Data bus   |
| 35 | R7            | Data bus   |
| 36 | HSYNC         | Horizontal sync signal, default is negative polarity.        |
| 37 | VSYNC         | Vertical sync signal, default is negative polarity.          |
| 38 | DCLK          | Dot-clock signal and oscillator source                       |
| 39 | NC(HDIR)      | No connect   |
| 40 | NC(VDIR)      | No connect   |
| 41 | VCC           | Power Supply   |
| 42 | VCC           | Power Supply   |
| 43 | NC(YD)        | No connect   |
| 44 | NC(XR)        | No connect   |
| 45 | NC(PARA_SERI) | No connect   |
| 46 | NC(BIST_EN)   | No connect   |
| 47 | NC(ENPROG)    | No connect   |
| 48 | NC            | No connect   |
| 49 | NC            | No connect   |
| 50 | NC            | No connect   |
| 51 | NC(DISP)      | No connect   |
| 52 | DE            | Data input enable. Display access is enabled when DE is "H". |
| 53 | GND           | Ground   |
| 54 | GND           | Ground   |
|    |               |  |

### 10.Block Diagram



### 11.Reliability

Content of Reliability Test (Super Wide temperature, -30°C ~85°C)


| Environmental Tes                     | t  |   |      |
|---------------------------------------|--|---|------|
| Test Item                             | Content of Test  | Test Condition  | Note |
| High Temperature storage              | Endurance test applying the high storage temperature for a long time.  | 85℃<br>200hrs   | 2    |
| Low Temperature storage               | Endurance test applying the low storage temperature for a long time.   | -40℃<br>200hrs  | 1,2  |
| High Temperature<br>Operation         | Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time. | 85℃<br>200hrs   |      |
| Low Temperature<br>Operation          | Endurance test applying the electric stress under low temperature for a long time.                                     | -30℃<br>200hrs  | 1    |
| High Temperature/<br>Humidity storage | The module should be allowed to stand at 60°C,90%RH max  | 60℃,90%RH<br>96hrs  | 1,2  |
| Thermal shock resistance              | The sample should be allowed stand the following 10 cycles of operation  -30°C 25°C 85°C  30min 5min 30min 1 cycle     | -30°ℂ/85°ℂ<br>10 cycles   |      |
| Vibration test                        | Endurance test applying the vibration during transportation and using.   | Total fixed amplitude: 1.5mm Vibration Frequency: 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes | 3    |
| Static electricity test               | Endurance test applying the electric stress to the terminal.   | VS=±600V(contact),<br>±800v(air),<br>RS=330Ω<br>CS=150pF<br>10 times  |      |

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.


Note3: The packing have to including into the vibration testing.

### 12.Contour Drawing




## 13.檢驗規範(Inspection Specification)

- 1. 範圍(Scope): 適用於本公司 TFT-LCD 模塊(The document shall be applied to TFT-LCD Module)
- 2. 檢驗標準(Inspection Standard): MIL-STD-105E 正常單次抽樣水平 II(MIL-STD-105E Table Normal Inspection Single Sampling Level II)
- 3. 缺陷水平(Defect Level): 主要缺陷 AQL: 0.65;次要缺陷 AQL: 2.5(Major Defect AQL:0.65;Minor Defect AQL:2.5)
- 4. 檢驗條件(Test conditions):
  - (1)溫度(Temperature): 15℃~25℃; 溼度(Humidity): 55±15%
  - (2)外觀檢驗(Visual inspection):光照強度:500 Lux 以上;檢查距離:20cm~30cm (Illumination: More than 500 Lux; Inspection Distance: 20cm~30cm)
  - (3)電性檢驗(Electrical inspection): 光照強度: 100Lux~300Lux;檢查距離: 20cm~30cm(Illumination: 100Lux~300Lux; Inspection Distance: 20cm~30cm)
  - (4)目視角度(Visual angle):檢查目視的角度是法線方法的 45 <sup>♀</sup>(The test direction is base on about around 45<sup>♀</sup> of Vertical line)



(5)定義區域(Definition of area):



5. 象素定義 (Pixel Definition):



Note 1:If pixel or partial sub-pixel defects exceed 50% of the affected pixel or sub-pixel area, it shall be considered as 1 defect.

Note 2: There should be no distinct non-uniformity visible through 6% ND Filter within 2 sec inspection times.

| 5. 檢       | 澰標準(Inspection Sta          | ndard):   |                        |
|------------|-----------------------------|---|------------------------|
| 項次<br>(No) | 檢驗項目(Inspection item)       | 檢驗標準(Inspection Standard)   | 缺陷等級<br>(Defect Level) |
| 1          | PACKING<br>&INDICATE        | 1.1.不可有混入其他型號產品的現象(Mixde product types). 1.2.不可有產品漏工序的現象(The part number is inconsistent with work order of production). 1.3.不可有部件裝反方向的現象(Assembled in inverse direction). 1.4.不可有數量與實際要求不一致的現象(The quantity is inconsistent with work order of production).  | 主缺<br>(Maj)            |
| 2          | 尺寸(Size)                    | 产品尺寸和结构必须符合结构图(Product size and structure must meet the structure diagram)  | 主缺<br>(Maj)            |
| 3          | 玻璃裂纹(The crack<br>of glass) | 符號(Symbols):  X:破裂長度(Symbols)  Y:破裂頁度(The width of crack).  Z:破裂厚度(The thickness of crack).  W:出電極區寬度(Terminal length)  T:玻璃厚度(The thickness of glass). a:LCD 側面長度(LCD side length).  3.1.一般玻璃破損(General glass chip): 3.1.1.玻璃表面或上、下玻璃組合縫隙之間破損(Chip on panel surface and crack between panels);     X | 次缺<br>(Min)            |

| 項次<br>(No) | 檢驗項目(Inspection item)       | 檢驗標準(Inspection Standard)   |  | 缺陷等級<br>(Defect Level) |
|------------|-----------------------------|---|--|------------------------|
|            |                             | viewing area)  刻紋超場 SP — 坐的寶度(Crack   | Z<br>≤1/2t<br><z≤2t< td=""><td></td></z≤2t<> |                        |
|            |                             |   |  |                        |
|            |                             | 位置(Position) X Y  | Z  |                        |
|            |                             | 正面(Front) ≤a ≤1/2W<br>背面(Back) ≤a ≤W :  | <u>≤t</u><br>≤1/2t                           |                        |
| 3          | 玻璃裂纹(The crack<br>of glass) | Z. A. COLON   | 次缺<br>(Min)                                  |                        |
|            |                             | X Y   | Z  |                        |
|            |                             | ### A STAND ### | P顯示效<br>,over 2/3                            |                        |

| 項次<br>(No) | 檢驗項目(Inspection item)                              | 檢驗標準(Inspection Standard)   |  |   |                            |                              | 缺陷等級<br>(Defect Level                             |  |
|------------|--|---|--|---|----------------------------|------------------------------|---|--|
| (1 (0)     | <u> </u>   | 4.1 Roun  | d type(  | Non-displa                                | y or display):             |                              | (Befeet Ee ver                                    |  |
|            | (Black or white dot)Round type                     | 尺寸<br>(Size)  | 尺寸<br>判定標準(Judging standard)   |   | 允收數量<br>(Acceptance(Q'ty)) | <i>-/</i> /r- <del> </del> 1 |   |  |
| 4          | → · ·  | 1.44"   |  | D ≤0.25mm                                 |                            | 忽略不計(Ignore)                 | 次缺<br>(Min)                                       |  |
|            | X  | ~4.9"   | 0.2  | $0.25  \text{mm} < D \leq 0.5  \text{mm}$ |                            | N≦3                          |   |  |
|            | Y  |   |  | D > 0.5                                   |                            | N≦0                          |   |  |
|            | •  | distance >=5mm  |  |   |                            |                              |   |  |
|            |  | 5.1 Line type(Non-display or display):  |  |   |                            |                              |   |  |
|            | 刮痕、線狀異物  | 尺寸<br>(Size) 判定   |  | 票準(Judging standard)                      |                            | 允收數量<br>(Acceptance(Q'ty))   |   |  |
|            | (scratch contamination)                            |   |  | W   | L                          | (r receptantee (Q ty //      | 次缺<br>(Min)                                       |  |
| 5          | Line type  | 1.44"   | W≦   | 0.05mm                                    | _                          | 忽略不計(Ignore)                 |   |  |
|            |  | ~7.0"   | $\begin{array}{c} 0.05\text{mm} < \text{W} \leq \\ 0.1\text{mm} \end{array}$ |   | L ≤ 5mm                    | N≦3                          |   |  |
|            | L  |   | W >  | > 0.1mm                                   | L > 5mm                    | N≦0                          |   |  |
|            |  | distance >=5mm  |  |   |                            |                              |   |  |
|            | POL 氣泡(Polarizer<br>Bubble)                        | 視區  | 品(area) L  |   | 準(Judging<br>ndard)        | 允收數量<br>(Acceptance(Q'ty))   |   |  |
|            |  |   | A 區<br>(Viewing  |   | 0.2 mm                     | 忽略不計(Ignore)                 |   |  |
|            |  |   |  |   | (D≤ <mark>0.3</mark> mm    | N≦3                          | -//r-t-   |  |
| 6          |  |   | ea)  | $0.3 \text{mm} < D \leq 0.5 \text{mm}$    |                            | N≦1                          | 次缺<br>(Min)                                       |  |
|            |  |   |  | 0.5mm < D                                 |                            | N≦0                          |   |  |
|            |  | of vie  | Outside<br>ewing<br>ea)  |   |                            | 忽略不計(Ignore)                 | 80  |  |
| +T:-L      |  |   |  |   |                            |                              | 6-1-17-17-18-18-18-18-18-18-18-18-18-18-18-18-18- |  |
| 項次<br>(No) | 檢驗項目(Inspection item)                              | 檢驗標準(Inspection Standard)   |  |   |                            |                              | 缺陷等級<br>(Defect Leve                              |  |
| 7          | POL 折痕&分層(The folding and peeled offin polarizer)  | 偏光片不可有折痕和分層(脫膠)的現象(The folding and<br>peeled offin polarizer are not acceptable).                     |  |   |                            |                              | 次缺<br>(Min)                                       |  |
| 8          | 輝度及均匀性、色<br>度(Brightness and<br>uniformity、Chroma) | 應符合規範或圖紙要求規格(Shall be in accordance with the drawings and specification requirements specifications). |  |   |                            |                              | 主缺<br>(Maj)                                       |  |
|            |  | (5% ND Filter)灰階 50%  |  |   |                            | +                            |   |  |

|  | 10 | 電性測試(Electrical 3<br>Testing)                              | 1.顯示缺<br>2.無功能<br>3.顯示故<br>4.LCD 祷<br>5.消耗電<br>pecificat | 主缺<br>(Maj) |                           |                            |             |
|--|----|--|--|-------------|---------------------------|----------------------------|-------------|
|  |    | 亮點、暗點(Bright   | 尺寸<br>(Size)   | Item        | 判定標準(Judging<br>standard) | 允收數量<br>(Acceptance(Q'ty)) |             |
|  |    | dot · Dark dot)On-<br>display                              |  | Bright      | D≦1/2 Pixel               | 忽略不計(Ignore)               |             |
|  | 11 | Pixel: 3 dot in 1 pixel  11   Pixel: 3 dot in 1 pixel   1. | 1.44"~<br>4.9" D   | dot         | 1/2 Pixel < D ≤ 1 Pixel   | N≦1                        | 次缺<br>(Min) |
|  | 11 |  |  | Dark<br>dot | D≦1/2 Pixel               | 忽略不計(Ignore)               |             |
|  |    |  |  |             | 1/2 Pixel < D ≤ 1 Pixel   | N≦2                        |             |
|  |    |  |  |             | Total                     | N≦3                        |             |
|  |    |  | distance >=5mm   |             |                           |                            |             |

| Na a    | LCM Sample Estimate Foodback Shoot |
|---------|------------------------------------|
| winstar | LCM Sample Estimate Feedback Sheet |

| Module Number :                          |                             |               | Page: 1  |
|--|-----------------------------|---------------|----------|
| 1 · Panel Specification :                |                             |               |          |
| 1. Panel Type:                           | □ Pass                      | □ NG ,        |          |
| 2. View Direction:                       | □ Pass                      | □ NG ,        |          |
| 3. Numbers of Dots:                      | □ Pass                      | □ NG ,        |          |
| 4. View Area:                            | □ Pass                      | □ NG ,        |          |
| 5. Active Area:                          | □ Pass                      | □ NG ,        |          |
| 6. Operating                             | □ Pass                      | □ NG ,        |          |
| 7. Storage Temperature :                 | □ Pass                      | □ NG ,        |          |
| 8. Others :                              |                             |               |          |
| 2 · <u>Mechanical</u>                    |                             |               |          |
| 1. PCB Size:                             | □ Pass                      | □ NG ,        |          |
| 2. Frame Size :                          | □ Pass                      | □ NG ,        |          |
| <ol><li>Material of Frame :</li></ol>    | □ Pass                      | □ NG ,        |          |
| 4. Connector Position:                   | □ Pass                      | □ NG ,        |          |
| 5. Fix Hole Position:                    | □ Pass                      | □ NG ,        |          |
| 6. Backlight Position :                  | □ Pass                      | □ NG ,        |          |
| 7. Thickness of PCB:                     | □ Pass                      | □ NG ,        |          |
| 8. Height of Frame to                    | □ Pass                      | □ NG ,        | /        |
| 9. Height of Module:                     | □ Pass                      | □ NG ,        |          |
| 10. Others:                              | □ Pass                      | □ NG ,        |          |
| 3 · Relative Hole Size :                 |                             |               |          |
| <ol> <li>Pitch of Connector :</li> </ol> | □ Pass                      | □ NG ,        |          |
| 2. Hole size of Connector :              | □ Pass                      | □ NG ,        |          |
| <ol><li>Mounting Hole size :</li></ol>   | □ Pass                      | □ NG ,        |          |
| <ol><li>Mounting Hole Type :</li></ol>   | □ Pass                      | □ NG ,        |          |
| 5. Others:                               | □ Pass                      | □ NG ,        | <u> </u> |
| 4 · Backlight Specification :            |                             |               |          |
| 1. B/L Type:                             | □ Pass                      | □ NG ,        |          |
| 2. B/L Color:                            | □ Pass                      | □ NG ,        |          |
| 3. B/L Driving Voltage (Refer            | en <mark>c</mark> e for LED | □ Pass □ NG , |          |
| 4. B/L Driving Current:                  | □ Pass                      | □ NG ,        |          |
| 5. Brightness of B/L:                    | □ Pass                      | □ NG ,        |          |
| 6. B/L Solder Method:                    | □ Pass                      | □ NG ,        |          |
| 7. Others:                               | □ Pass                      | □ NG ,        |          |
|  | >> Go to pa                 | ige 2 <<      |          |

WF35XSWACDNN0#

第43頁,共44頁

Winstar Module Number: Page: 2 5 · Electronic Characteristics of Module : 1. Input Voltage: □ NG ,\_\_\_\_\_ □ Pass □ NG ,\_\_\_\_\_ 2. Supply Current: □ Pass 3. Driving Voltage for LCD : □ Pass □ NG ,\_\_\_\_\_ 4. Contrast for LCD: ⊓ Pass □ NG ,\_\_\_\_\_ ⊓ Pass 5. B/L Driving Method: □ NG ,\_\_\_\_\_ □ NG ,\_\_\_\_\_ 6. Negative Voltage Output : □ Pass □ NG ,\_\_\_\_ 7. Interface Function: ⊓ Pass 8. LCD Uniformity: □ Pass □ NG ,\_\_\_\_\_ 9. ESD test: □ NG ,\_\_\_\_\_ ⊓ Pass □ NG ,\_\_\_\_ 10. Others: □ Pass 6 · Summary :

Sales signature :

Customer Signature : \_\_\_\_\_

第44頁,共44頁

WF35XSWACDNN0#

Date: / /



## **Texim Europe - contact details**



#### Headquarters & Warehouse

Elektrostraat 17 NL-7483 PG Haaksbergen The Netherlands

T: +31 (0)53 573 33 33 E: info@texim-europe.com Homepage: www.texim-europe.com









#### The Netherlands

Elektrostraat 17 NL-7483 PG Haaksbergen

T: +31 (0)53 573 33 33 E: nl@texim-europe.com



#### Belgium

Zuiderlaan 14, box 10 B-1731 Zellik

T: +32 (0)2 462 01 00 E: belgium@texim-europe.com



#### **UK & Ireland**

St Mary's House, Church Lane Carlton Le Moorland Lincoln LN5 9HS

T: +44 (0)1522 789 555 E: uk@texim-europe.com



#### Germany - North

Bahnhofstrasse 92 D-25451 Quickborn

T: +49 (0)4106 627 07-0 E: germany@texim-europe.com



#### **Germany - South**

Martin-Kollar-Strasse 9 D-81829 München

T: +49 (0)89 436 086-0 E: muenchen@texim-europe.com



#### Austria

Warwitzstrasse 9 A-5020 Salzburg

T: +43 (0)662 216 026 E: austria@texim-europe.com



#### Nordic

Søndre Jagtvej 12 DK-2970 Hørsholm

T: +45 88 20 26 30 E: nordic@texim-europe.com



#### Italy

Via Matteotti 43 IT-20864 Agrate Brianza (MB)

T: +39 (0)39 9713293 E: italy@texim-europe.com