# WINSTAR Display

# **OLED SPECIFICATION**

Model No:

WEO025664ALAP3N00000

| CL | JS <sub>1</sub> | O | ИE | R | • |
|----|-----------------|---|----|---|---|
|    | _               | _ |    | • | - |

MODULE NO.: WEO025664ALAP3N00000

| APPROVED BY:              |  |
|---------------------------|--|
| ( FOR CUSTOMER USE ONLY ) |  |

| SALES BY | APPROVED BY | CHECKED BY | PREPARED BY |
|----------|-------------|------------|-------------|
|          |             |            |             |
|          |             |            |             |
|          |             |            |             |

RELEASE DATE:

APPROVAL FOR SPECIFICATIONS ONLY

**MAPPROVAL FOR SPECIFICATIONS AND SAMPLE** 

# MODEL NO:

| RECORDS OF REVISION |            |                        | DOC. FIRST ISSUE   |  |  |  |  |
|---------------------|------------|------------------------|--|--|--|--|--|
| VERSION             | DATE       | REVISED<br>PAGE<br>NO. | SUMMARY  |  |  |  |  |
| 0                   | 2019/10/23 |                        | First release  |  |  |  |  |
| А                   | 2019/11/18 |                        | Modify Module thickness 1.6 to 1.61mm  |  |  |  |  |
| В                   | 2019/12/18 |                        | Modify Inspection specification:" Accept no dense" modify to "ignore"& Precautions |  |  |  |  |
| С                   | 2020/08/28 |                        | Modify Inspection specification  |  |  |  |  |

### **Contents**

- 1. Module Classification Information
- 2.General Specification
- 3. Contour Drawing & Block Diagram
- 4.Interface Pin Function
- 5. Absolute Maximum Ratings
- 6. Electrical Characteristics
- 7. Optical Characteristics
- 8.OLED Lifetime
- 9.Reliability
- 10.Inspection specification
- 11.Precautions in use of OLED Modules

## **1.Module Classification Information**


# 

| 1  | Brand: WINSTAR DISPLAY CORPORATION |   |                          |                |  |  |
|----|------------------------------------|---|--------------------------|----------------|--|--|
| 2  | E: OLED                            |   |                          |                |  |  |
|    |                                    | H: COB Character  | G: COB Graphic           |                |  |  |
|    | Diamles Time                       | O: COG  | F: COG + FR              |                |  |  |
| 3  | Display Type                       | P: COG + FR + PCB   | X:TAB                    |                |  |  |
|    |                                    | A: COG + PCB  |                          |                |  |  |
| 4  | Dot Matrix: 25                     | 56 * 64   |                          |                |  |  |
| 5  | Serials code                       |   |                          |                |  |  |
|    |                                    | A: Amber  | R: Red                   | C : Full Color |  |  |
|    | Fraitting Color                    | B: Blue   | W: White                 |                |  |  |
| 6  | Emitting Color                     | G: Green  | L: Yellow                |                |  |  |
|    |                                    | S: Sky Blue   | X: Dual Color            |                |  |  |
| 7  | Polarizer                          | P: With Polarizer; N: Without Polarizer                   |                          |                |  |  |
|    |                                    | A : Anti-glare Polarizer                                  |                          |                |  |  |
| 8  | Display Mode                       | *   |                          |                |  |  |
| 9  | Driver Voltage                     | 3:3.0~3.3V ; 5:5  |                          |                |  |  |
| 10 | Touch Panel                        | N: Without touch pane                                     | ei; i: vvitn touch panei |                |  |  |
|    |                                    | 0 : Standard  |                          |                |  |  |
|    |                                    | 1 : Daylight Readable                                     |                          |                |  |  |
| 11 | Product type                       | 2 : Transparent OLED (TOLED)                              |                          |                |  |  |
|    |                                    | 3 : Flexible OLED (FOLED)                                 |                          |                |  |  |
|    |                                    | 4 : OLED Lighting   |                          |                |  |  |
|    | ln an a ation                      | 0 : Standard  |                          |                |  |  |
| 12 | Inspection<br>Grade                | 2 : Special grade<br>C : Automotive grade                 |                          |                |  |  |
|    | Ciado                              | Y : Consumer grade  |                          |                |  |  |
| 13 | Option                             | 0 : Default ; F : ZIF FPC ; H : Hot bar FPC; D : Demo Kit |                          |                |  |  |
| 14 | Serial No.                         | Serial number(00~ZZ)                                      |                          |                |  |  |
| 14 | Geriai NO.                         | 5511ai 11ai 11boi (65 <b>22</b> )                         |                          |                |  |  |


# **2.General Specification**

| Item             | Dimension                              | Unit |  |  |
|------------------|--|------|--|--|
| Dot Matrix       | 256 x 64 Dots                          | _    |  |  |
| Module dimension | 60.5 x 19.0 x 1.61                     | mm   |  |  |
| Active Area      | 51.18 x 12.78                          | mm   |  |  |
| Pixel Size       | 0.18 x 0.18                            | mm   |  |  |
| Pixel Pitch      | 0.2 x 0.2                              | mm   |  |  |
| Display Mode     | Passive Matrix                         |      |  |  |
| Display Color    | Yellow                                 |      |  |  |
| Drive Duty       | 1/64 Duty                              |      |  |  |
| Gray Scale       | 4 Bits                                 |      |  |  |
| IC               | SSD1362                                |      |  |  |
| Interface        | 3-Wire and 4-Wire SPI, I2C, 6800, 8080 |      |  |  |
| Size             | 2.08 inch                              |      |  |  |

### 3. Contour Drawing & Block Diagram



### 3.1 Application recommendations



Recommended components:

C3, C4, C5: 1.0uF

C1, C2: 4.7uF

Bus Interface selection: (Must be set the BS[2:0], refer to item 4) 8-bits 6800 and 8080 parallel, 3 and 4-wire SPI, I2C

Voltage at IREF = VCC - 2.4V. For VCC = 12V, IREF = 18.75uA: R1 = (Voltage at IREF - VSS) / IREF = (12 - 2.4) / 18.75u  $\approx 510$ K ohm

# **4.Interface Pin Function**

| These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment pre-charge voltage reference pin.  A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  COM signal deselected voltage level.  VCOMH A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  Power supply for core logic operation.  VDD can be supplied externally (within the range of 1.65V to 2.6V) or regulated internally from VCI when VCI is >2.6V. A capacitor should be connected between VDD and VSS under all circumstances.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin.  When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA.  When internal IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA.  When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external properties of the properties o | No.  | Symbol | Function  |  |  |  |  |  |
|--|------|--------|---|--|--|--|--|--|
| they connected together.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment pre-charge voltage reference pin.  A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  COM signal deselected voltage level.  VCOMH A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  Power supply for core logic operation.  VDD can be supplied externally (within the range of 1.65V to 2.6V) or regulated internally from VCI when VCI is >2.6V. A capacitor should be connected between VDD and VSS under all circumstances.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin.  When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA.  When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  Cround pin. It must be connected to external ground.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface  | 140. |        |   |  |  |  |  |  |
| Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment pre-charge voltage reference pin.  A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  COM signal deselected voltage level.  4 VCOMH A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  Power supply for core logic operation.  VDD can be supplied externally (within the range of 1.65V to 2.6V) or regulated internally from VCI when VCI is >2.6V. A capacitor should be connected between VDD and VSS under all circumstances.  6 VCC  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin.  When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA.  When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  Conducting the power supply.  VCI Usus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000 4 line SPI 001 3 line SPI 110 8-bit 800 parallel 110 8-bit 600 parallel 110 17C  | 1    | NC     | ·   |  |  |  |  |  |
| voltage supply pin. It is supplied by external high voltage source.  This pin is the segment pre-charge voltage reference pin. A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  COM signal deselected voltage level.  VCOMH A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  Power supply for core logic operation.  VDD can be supplied externally (within the range of 1.65V to 2.6V) or regulated internally from VCI when VCI is >2.6V. A capacitor should be connected between VDD and VSS under all circumstances.  VCC  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin.  When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA.  When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin.  When external IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  Ground pin. It must be connected to external ground.  VCI  WCI bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000 4 line SPI 001 3 line SPI 110 8-bit 8080 parallel 1100 8-bit 6800 parallel 1101 101 17C  |      |        |   |  |  |  |  |  |
| This pin is the segment pre-charge voltage reference pin. A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  COM signal deselected voltage level.  VCOMH A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  Power supply for core logic operation. VDD can be supplied externally (within the range of 1.65V to 2.6V) or regulated internally from VCI when VCI is >2.6V. A capacitor should be connected between VDD and VSS under all circumstances.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin. When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA. When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  VCI  VSS Ground pin. It must be connected to external ground.  Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000 4 line SPI 001 3 line SPI 110 8-bit 8080 parallel 1100 8-bit 8080 parallel 1101 10 8-bit 8080 parallel   | 2    | VCC    |   |  |  |  |  |  |
| A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  COM signal deselected voltage level.  VCOMH A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  Power supply for core logic operation.  VDD can be supplied externally (within the range of 1.65V to 2.6V) or regulated internally from VCI when VCI is >2.6V. A capacitor should be connected between VDD and VSS under all circumstances.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin.  When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA.  When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  VSS Ground pin. It must be connected to external ground.  VSS Ground pin. It must be connected to external ground.  Low voltage power supply.  VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface  000 4 line SPI  001 3 line SPI  110 8-bit 8080 parallel  110 8-bit 8080 parallel  110 8-bit 8080 parallel  110 10 8-bit 6800 parallel  111 10 8-bit 8080 parallel  112 113 115 115 115 115 115 115 115 115 115   |      |        |   |  |  |  |  |  |
| No external power supply is allowed to connect to this pin.  COM signal deselected voltage level.  A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  Power supply for core logic operation.  VDD can be supplied externally (within the range of 1.65V to 2.6V) or regulated internally from VCI when VCI is >2.6V. A capacitor should be connected between VDD and VSS under all circumstances.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin.  When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA.  When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  VSS Ground pin. It must be connected to external ground.  VSS Ground pin. It must be connected to external ground.  VCI Low voltage power supply.  VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000 4 line SPI 110 8-bit 8080 parallel 1100 8-bit 6800 parallel   | 3    | VP     | ,                               |  |  |  |  |  |
| COM signal deselected voltage level.  A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.  Power supply for core logic operation.  VDD can be supplied externally (within the range of 1.65V to 2.6V) or regulated internally from VCI when VCI is >2.6V.  A capacitor should be connected between VDD and VSS under all circumstances.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin.  When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA.  When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  VSS Ground pin. It must be connected to external ground.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  VGI Ground pin. It must be connected to external ground.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface  OOO 4 line SPI  OOO 3 line SPI  OOO 4 line SPI  OOO 4 line SPI  OOO 3 line SPI  OOO 3 line SPI  OOO 4 line SPI  OOO 3 line SPI  OOO 3 line SPI  OOO 4 line SPI  OOO 3 line SPI  OOO 3 line SPI  OOO 4 line SPI  OOO 4 line SPI  OOO 3 line SPI  OOO 3 line SPI  OOO 4 line SPI  OOO 4 line SPI  OOO 4 line SPI  OOO 5 line SPI  OOO 6 line SPI  OOO 6 line SPI  OOO 7 line SPI  OOO 7 line SPI  OOO 8 line SPI  OOO 8 line SPI  OOO 9  |      |        | · ·   |  |  |  |  |  |
| VCOMH   A capacitor should be connected between this pin and VSS.  |      |        |   |  |  |  |  |  |
| Power supply for core logic operation.  VDD can be supplied externally (within the range of 1.65V to 2.6V) or regulated internally from VCI when VCI is >2.6V. A capacitor should be connected between VDD and VSS under all circumstances.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin. When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA. When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  Ground pin. It must be connected to external ground.  VSS Ground pin. It must be connected to external ground.  Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000 4 line SPI 001 3 line SPI 110 8-bit 8080 parallel 110 8-bit 6800 parallel 110 8-bit 6800 parallel 110 17C  | 4    | VCOMH  |   |  |  |  |  |  |
| Power supply for core logic operation.  VDD can be supplied externally (within the range of 1.65V to 2.6V) or regulated internally from VCI when VCI is >2.6V. A capacitor should be connected between VDD and VSS under all circumstances.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin. When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA. When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  Ground pin. It must be connected to external ground.  VSS Ground pin. It must be connected to external ground.  Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000 4 line SPI 001 3 line SPI 110 8-bit 8080 parallel 110 8-bit 6800 parallel 110 8-bit 6800 parallel 110 17C  |      |        | · ·   |  |  |  |  |  |
| VDD can be supplied externally (within the range of 1.65V to 2.6V) or regulated internally from VCI when VCI is >2.6V. A capacitor should be connected between VDD and VSS under all circumstances.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin. When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA. When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  VSS Ground pin. It must be connected to external ground.  VSS Ground pin. It must be connected to external ground.  Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000 4 line SPI 001 3 line SPI 110 8-bit 8080 parallel 110 8-bit 6800 parallel 110 10 8-bit 6800 parallel 110 10 8-bit 6800 parallel 110 10 17C   |      |        |   |  |  |  |  |  |
| A capacitor should be connected between VDD and VSS under all circumstances.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin. When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA. When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  Cround pin. It must be connected to external ground.  Cround pin. It must be connected to external ground.  Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface   MCU bus i |      |        | VDD can be supplied externally (within the range of 1.65V to 2.6V) or |  |  |  |  |  |
| circumstances.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin. When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA. When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  VSS Ground pin. It must be connected to external ground.  VSS Ground pin. It must be connected to external ground.  Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000   | 5    | VDD    | regulated internally from VCI when VCI is >2.6V.                      |  |  |  |  |  |
| Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin. When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA. When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply for panel driving voltage. This is also the most positive power voltage supply for panel driving voltage. This is also the most positive power soltage supply in. It is supplied by external high voltage source.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external ground.  It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  Ground pin. It must be connected to external ground.  Low voltage power supply.  VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface    000  |      |        | A capacitor should be connected between VDD and VSS under all         |  |  |  |  |  |
| voltage supply pin. It is supplied by external high voltage source.  This pin is the segment output current reference pin. When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA. When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  VSS Ground pin. It must be connected to external ground.  VSS Ground pin. It must be connected to external ground.  Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000 4 line SPI 001 3 line SPI 110 8-bit 8080 parallel 100 8-bit 6800 parallel 100 12°C   |      |        | circumstances.  |  |  |  |  |  |
| This pin is the segment output current reference pin. When external IREF is used, a resistor should be connected between this pin and VSS to maintain current of around 18.75uA. When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  VSS Ground pin. It must be connected to external ground.  VSS Ground pin. It must be connected to external ground.  Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface  000  | 6    | VCC    |   |  |  |  |  |  |
| TREF   |      | VOC    |   |  |  |  |  |  |
| and VSS to maintain current of around 18.75uA. When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  VSS Ground pin. It must be connected to external ground.  VSS Ground pin. It must be connected to external ground.  Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000 4 line SPI 001 3 line SPI 110 8-bit 8080 parallel 100 8-bit 6800 parallel 100 12 C  |      |        |   |  |  |  |  |  |
| When internal IREF is used, this pin should be kept NC.  Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  VSS Ground pin. It must be connected to external ground.  VCI Ground pin. It must be connected to external ground.  Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000 4 line SPI 001 3 line SPI 110 8-bit 8080 parallel 100 8-bit 6800 parallel 110 100 8-bit 6800 parallel 010 1 <sup>2</sup> C   | 7    | IREF   | ·   |  |  |  |  |  |
| Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.  10 NC These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  10 VSS Ground pin. It must be connected to external ground.  11 VSS Ground pin. It must be connected to external ground.  12 VCI Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  13 BS0 MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  14 BS1 Interface Selection pins Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  14 BS1 Interface Selection pins Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  15 Interface Selection pins Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  16 Interface Selection pins Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  17 Interface Selection pins Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  |      |        |   |  |  |  |  |  |
| voltage supply pin. It is supplied by external high voltage source.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  VSS Ground pin. It must be connected to external ground.  VSS Ground pin. It must be connected to external ground.  Low voltage power supply.  VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface  000  |      |        |   |  |  |  |  |  |
| These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  These pins are reserved. Nothing should be connected to these pins, nor are they connected together.  These pins are reserved. Nothing should be connected to these pins, nor are they connected to external ground.  These pins are reserved. Nothing should be connected to these pins, nor are they connected to external ground.  These pins are reserved. Nothing should be connected to these pins, nor are they connected to external ground.  The service pins are reserved. Nothing should be connected to these pins, nor are they connected to external ground.  The service pins are reserved. Nothing should be connected to these pins, nor are they connected to external ground.  The service pins are reserved. Nothing should be connected to these pins, nor are they connected to external ground.  The service pins are reserved. Nothing should be connected to external ground.  The service pins are reserved. Nothing should be connected to external ground.  The service pins are reserved. Nothing should be connected to external ground.  The service pins are reserved. Nothing should be connected to external ground.  The service pins are reserved. The service pins are pin | 8    | VCC    |   |  |  |  |  |  |
| they connected together.  They connected together.  Ground pin. It must be connected to external ground.  VSS Ground pin. It must be connected to external ground.  Low voltage power supply.  VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface  000 4 line SPI  110 8-bit 8080 parallel  110 8-bit 6800 parallel  110 100 8-bit 6800 parallel  110 17C  |      | NO     |   |  |  |  |  |  |
| 11 VSS Ground pin. It must be connected to external ground.  12 VCI Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.    BS[2:0]   Interface   | 9    | NC     | ·   |  |  |  |  |  |
| 12 VCI Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000 4 line SPI 001 3 line SPI 110 8-bit 8080 parallel 100 8-bit 6800 parallel 100 12°C   | 10   | VSS    | Ground pin. It must be connected to external ground.                  |  |  |  |  |  |
| 12 VCI Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.  BS[2:0] Interface 000 4 line SPI 001 3 line SPI 110 8-bit 8080 parallel 100 8-bit 6800 parallel 100 12°C   | 11   | VSS    | Ground pin. It must be connected to external ground.                  |  |  |  |  |  |
| MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2 and BS1, BS0 are pin select.    BS[2:0]  | 10   | VCI    |   |  |  |  |  |  |
| BS0   described in the following table. BS2 and BS1, BS0 are pin select.    BS[2:0]   Interface  | 12   | VCI    | VCI must always be equal to or higher than VDD and VDDIO.             |  |  |  |  |  |
| BS0   described in the following table. BS2 and BS1, BS0 are pin select.    BS[2:0]   Interface  |      |        |   |  |  |  |  |  |
| BS[2:0] Interface 000 4 line SPI 001 3 line SPI 110 8-bit 8080 parallel 100 8-bit 6800 parallel 010 I <sup>2</sup> C   |      |        | , ,, ,  |  |  |  |  |  |
| 14 BS1   | 13   | BS0    |   |  |  |  |  |  |
| 14 BS1 001 3 line SPI 110 8-bit 8080 parallel 100 8-bit 6800 parallel 010 I <sup>2</sup> C   |      |        | <u> </u>  |  |  |  |  |  |
| 14 BS1   |      |        |   |  |  |  |  |  |
| 010 8-bit 6800 parallel 010 I <sup>2</sup> C   | ,,   | DO4    |   |  |  |  |  |  |
| 40 500   | 14   | 851    |   |  |  |  |  |  |
| 16 BS2 Note (1) 0 is connected to VSS (2) 1 is connected to VCI  |      |        | 010 I <sup>2</sup> C  |  |  |  |  |  |
| Note (1) U is connected to VSS (2) 1 is connected to VCI   | 16   | RSO    | Note: (4) 0 is some stad to VOO: (0) 4 is some stad to VOI:           |  |  |  |  |  |
|  | 10   | DOZ    | Note (1) U is connected to VSS (2) 1 is connected to VCI              |  |  |  |  |  |

|    |     | T  |
|----|-----|--|
| 15 | VCI | Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.  |
| 17 | CS  | This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS is pulled LOW (active LOW). In I2C mode, this pin must be connected to VSS.  |
| 18 | RES | This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.   |
| 19 | D/C | This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register.  In I2C mode, this pin acts as SA0 for slave address selection.  When 3-wire serial interface is selected, this pin must be connected to VSS.   |
| 20 | R/W | This pin is read / write control input pin connecting to the MCU interface. When 6800 interface mode is selected, this pin will be used as Read/Write (R/W) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS.   |
| 21 | RD  | This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS.   |
| 22 | D0  | ·  |
| 23 | D1  | These pins are bi-directional data bus connecting to the MCU data bus.   |
| 24 | D2  | Unused pins are recommended to tie LOW.  |
| 25 | D3  | When serial interface mode is selected, D0 will be the serial clock input:   |
| 26 | D4  | SCLK; D1 will be the serial data input: SID.   |
| 26 | D5  | When I2C mode is selected, D2, D1 should be tied together and serve as   |
| 28 | D6  | SDA <sub>out</sub> , SDA <sub>in</sub> in application and D0 is the serial clock input, SCL.   |
| 29 | D7  | The second secon |
| 30 | NC  | These pins are reserved. Nothing should be connected to these pins, nor are they connected together.   |
| 31 | VCC | Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.   |

### **5.Absolute Maximum Ratings**

| Parameter                    | Symbol | Min  | Max  | Unit | Notes |
|------------------------------|--------|------|------|------|-------|
| Supply Voltage for Operation | VCI    | -0.5 | 5.5  | V    | 1, 2  |
| Supply Voltage for Logic     | VDD    | -0.5 | 2.75 | V    | 1, 2  |
| Supply Voltage for Display   | VCC    | -0.5 | 21   | V    | 1, 2  |
| Operating Temperature        | TOP    | -40  | +80  | °C   | -     |
| Storage Temperature          | TSTG   | -40  | +85  | °C   | -     |

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section6 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

# **6.Electrical Characteristics**

### **6.1 DC Electrical Characteristics**

| Item                                 | Symbol | Condition | Min     | Тур | Max     | Unit |
|--------------------------------------|--------|-----------|---------|-----|---------|------|
| Supply Voltage for Logic             | VCI    | _         | 2.8     | 3.0 | 3.3     | V    |
| Supply Voltage for Display           | VCC    | _         | 11.5    | 12  | 12.5    | V    |
| Input High Volt.                     | VIH    | _         | 0.8×VCI | _   | VCI     | V    |
| Input Low Volt.                      | VIL    | _         | VSS     | _   | 0.2×VCI | V    |
| Output High Volt.                    | VOH    | _         | 0.9×VCI | _   | VCI     | V    |
| Output Low Volt.                     | VOL    | _         | VSS     | _   | 0.1×VCI | V    |
| 50% Check Board operating<br>Current | ICC    | VCC=12V   | _       | 15  | 30      | mA   |

#### 6.2 Initial code

```
void Initial_SSD1362(){
    Write_command(0XFD); //Set Command Lock
    Write command(0X12); //(12H=Unlock,16H=Lock)
    Write_command(0XAE); //Display OFF(Sleep Mode)
    Write command(0X15); //Set column Address
    Write_command(0X00); //Start column Address
    Write command(0X7F); //End column Address
    Write command(0X75); //Set Row Address
    Write command(0X00); //Start Row Address
    Write command(0X3F); //End Row Address
    Write_command(0X81); //Set contrast
    Write command(0x2f);
    Write_command(0XA0); //Set Remap
    Write command(0Xc3);
    Write command(0XA1); //Set Display Start Line
    Write command(0X00):
    Write command(0XA2); //Set Display Offset
    Write command(0X00):
    Write_command(0XA4); //Normal Display
    Write_command(0XA8); //Set Multiplex Ratio
    Write command(0X3F):
    Write command(0XAB); //Set VDD regulator
    Write_command(0X01); //Regulator Enable
    Write_command(0XAD); //External /Internal IREF Selection
    Write command(0X8E);
    Write_command(0XB1); //Set Phase Length
    Write command(0X22);
    Write_command(0XB3); //Display clock Divider
    Write command(0XA0);
    Write command(0XB6); //Set Second pre-charge Period
    Write_command(0X04);
    Write command(0XB9); //Set Linear LUT
```

```
Write_command(0XBc); //Set pre-charge voltage level
Write_command(0X10); //0.5*Vcc

Write_command(0XBD); //Pre-charge voltage capacitor Selection
Write_command(0X01);


Write_command(0XBE); //Set COM deselect voltage level
Write_command(0X07); //0.82*Vcc

Write_command(0XAF); //Display ON

}
```

# **7.Optical Characteristics**

| Item             | Symbol       | Condition    | Min    | Тур  | Max   | Unit |
|------------------|--------------|--------------|--------|------|-------|------|
| Viou Anglo       | (V)θ         | _            | 160    | _    | _     | deg  |
| View Angle       | (Н)ф         | _            | 160    | _    | _     | deg  |
| Contrast Ratio   | CR           | Dark         | 2000:1 | _    | _     | _    |
| Doonongo Timo    | T rise       | _            | _      | 10   | _     | μs   |
| Response Time    | T fall       | _            | _      | 10   | _     | μs   |
| Display with 50% | ntness       | 100          | 120    | _    | cd/m2 |      |
| CIEx(Yellow      | x,y(CIE1931) | 0.45         | 0.47   | 0.49 | _     |      |
| CIEy(Yellow      | ')           | x,y(CIE1931) | 0.48   | 0.50 | 0.52  | _    |



### 8.OLED Lifetime

| ITEM                   | Conditions  | Min        | Тур | Remark |
|------------------------|---|------------|-----|--------|
| Operating<br>Life Time | Ta=25°C<br>/ Initial 50% check board<br>brightness 100cd/m <sup>2</sup> | 50,000 Hrs | _   | Note   |

#### Notes:

- 1. Life time is defined the amount of time when the luminance has decayed to <50% of the initial value.
- 2. This analysis method uses life data obtained under accelerated conditions to extrapolate an estimated probability density function (*pdf*) for the product under normal use conditions.
- 3. Screen saving mode will extend OLED lifetime.

# 9.Reliability

**Content of Reliability Test** 

| Environmenta   | l Test   |   |                     |
|--|--|---|---------------------|
| Test Item  | Content of Test  | Test Condition  | Applicable Standard |
| High<br>Temperature<br>storage   | Endurance test applying the high storage temperature for a long time.  | 85°C<br>240hrs  |                     |
| Low<br>Temperature<br>storage  | Endurance test applying the low storage temperature for a long time.   | -40°C   |                     |
| High<br>Temperature<br>Operation                                       | Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time. | 80°C<br>240hrs  |                     |
| Low<br>Temperature<br>Operation  | Endurance test applying the electric stress under low temperature for a long time.                                     | -40°C<br>240hrs   |                     |
| High<br>Temperature/<br>Humidity<br>Storage                            | Endurance test applying the high temperature and high humidity storage for a long time.                                | 60°C,90%RH<br>240hrs  |                     |
| High<br>Temperature/<br>Humidity<br>Operation                          | Endurance test applying the high temperature and high humidity Operation for a long time.                              | 60°C,90%RH<br>120hrs  |                     |
| Temperature<br>Cycle   | Endurance test applying the low and high temperature cycle.  -40°C 25°C 80°C  30min 5min 30min 1 cycle                 | -40°C /80°C<br>30 cycles  |                     |
| Mechanical Tes   | st   |   |                     |
| Endurance test applying the vibration during transportation and using. |  | Frequency:10~55Hz<br>amplitude:1.5mm<br>Time:0.5hrs/axis<br>Test axis:X,Y,Z |                     |
| Others   |  |   |                     |
| Static<br>electricity test   | Endurance test applying the electric stress to the finished product housing.   | Air Discharge model<br>±4kv,10 times  |                     |
|  |  |   |                     |

<sup>\*\*\*</sup> Supply voltage for OLED system =Operating voltage at 25°C

#### Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability. After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.
- 2. All-pixels on/off exchange is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for High Temperature storage, High Temperature/ Humidity Storage, Temperature Cycle

#### **Evaluation criteria**

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within ± 50% of initial value.

#### **APPENDIX:**

#### **RESIDUE IMAGE**

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.

### 10.Inspection specification

### Inspection Standard:


MIL-STD-105E table normal inspection single sample level II.

### Definition

1 Major defect: The defect that greatly affect the usability of product.

2 Minor defect: The other defects, such as cosmetic defects, etc.

Definition of inspection zone:



Zone A: Active Area

Zone B: Viewing Area except Zone A

Zone C: Outside Viewing Area

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble of quality and assembly to customer's product.

### **Inspection Methods**

- 1 The general inspection: Under fluorescent light illumination: 750~1500 Lux, about 30cm viewing distance, within 45° viewing angle, under 25±5°C.
- 2 The luminance and color coordinate inspection: By SR-3 or BM-7 or the equal equipments, in the dark room, under 25±5°C.

| NO | Item  | Criterion  | AQL  |
|----|---|--|------|
| 01 | Electrical<br>Testing                                   | <ol> <li>1.1 Missing vertical, horizontal segment, segment contrast defect.</li> <li>1.2 Missing character, dot or icon.</li> <li>1.3 Display malfunction.</li> <li>1.4 No function or no display.</li> <li>1.5 Current consumption exceeds product specifications.</li> <li>1.6 OLED viewing angle defect.</li> <li>1.7 Mixed product types.</li> <li>1.8 Contrast defect.</li> </ol> | 0.65 |
| 02 | Black or<br>white spots<br>on OLED<br>(display<br>only) | <ul> <li>2.1 White and black spots on display ≤0.25mm, no more than three white or black spots present.</li> <li>2.2 Densely spaced: No more than two spots or lines within 3mm.</li> </ul>  | 2.5  |

| NO | Item   | Criterion   |       |  |                                | AQL  |                          |     |
|----|--|---|-------|--|--------------------------------|--|--------------------------|-----|
|    | OLED black<br>spots, white<br>spots,<br>contaminati<br>on<br>(non-display) | 3.1 Round type<br>As following<br>drawing<br>Φ=(x+y)/2  | (     | SIZE $\Phi \le 0.10$ $0.10 < \Phi \le 0.20$ $0.20 < \Phi \le 0.25$ $0.25 < \Phi$                   | Ac                             | ignore 2 1 0                                       | Zone A+ B A+ B A+ B A+ B | 2.5 |
| 03 |  | Ler<br>L \square  | As fo | Width<br>  W≤0.02<br>  0.02 < W≤0.0<br>  0.03 < W≤0.0<br>  0.05 < W                                | 03 05                          | Acceptable<br>Q TY<br>ignore<br>2<br>As round type | Zone A+B A+B A+B         | 2.5 |
| 04 | Polarizer<br>bubbles<br>/Dent  | 4.1 If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction.  4.2 The polarizer of |       | Size $\Phi$ $\Phi \le 0.20$ $0.20 < \Phi \le 0.50$ $0.50 < \Phi \le 1.00$ $1.00 < \Phi$ Total Q TY | Acceptable Q TY ignore 3 2 0 3 |  | Zone A+B A+B A+B         | 2.5 |
| 05 | Scratches  | Follow NO.3 OLED black spots, white spots, contamination.   |       |  |                                |  |                          |     |

| NO | Item          | Criterion   |  |  |
|----|---------------|---|--|--|
| 06 | Chipped glass | Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length: 6.1 General glass chip: 6.1.1 Chip on panel surface and crack between panels:  z: Chip thickness y: Chip width x: Chip length  Z≤1/2t Not over viewing area x≤1/8a  1/2t <z≤2t 1="" 2="" 3k="" 6.1.2="" 8a="" are="" chip.="" chips,="" corner="" crack:<="" each="" exceed="" if="" is="" length="" more="" not="" of="" or="" td="" there="" total="" x="" x≤1="" ⊙=""></z≤2t> |  |  |
|    |               |   |  |  |
|    |               | ⊙ If there are 2 or more chips, x is the total length of each chip.   |  |  |
| 06 | Glass crack   | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |  |  |

| NO | Item               | Criterion   |                     |  |  |  |
|----|--------------------|---|---------------------|--|--|--|
| 06 | Glass crack        | 6.2.2 Non-conductive portion:    Variable   Variable | 2.5                 |  |  |  |
| 07 | Cracked<br>glass   | The OLED with extensive crack is not acceptable.  |                     |  |  |  |
| 08 | Backlight elements | <ul><li>8.1 Illumination source flickers when lit.</li><li>8.2 Spots or scratched that appear when lit must be judged. Using OLED spot, lines and contamination standards.</li></ul>  | 0.65<br>2.5<br>0.65 |  |  |  |
|    |                    | 8.3 Backlight doesn't light or color wrong.   |                     |  |  |  |
| 09 | Bezel              | 9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.   |                     |  |  |  |
|    |                    | <ul><li>9.2 Bezel must comply with job specifications.</li><li>10.1 COB seal may not have pinholes larger than 0.2mm or contamination.</li></ul>  | 0.65<br>2.5         |  |  |  |
|    | PCB , COB          | 10.2 COB seal surface may not have pinholes through to the IC.  10.3 The height of the COB should not exceed the height indicated in the assembly diagram.  | 2.5<br>0.65         |  |  |  |
| 10 |                    | 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places.   | 2.5                 |  |  |  |
|    |                    | 10.5 No oxidation or contamination PCB terminals.   | 2.5                 |  |  |  |
|    |                    | 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts.  | 0.65                |  |  |  |
|    |                    | 10.7 The jumper on the PCB should conform to the product characteristic chart.  | 0.65                |  |  |  |
|    |                    | 10.8 If solder gets on bezel tab pads, OLED pad, zebra pad or screw hold pad, make sure it is smoothed down.  | 2.5                 |  |  |  |

| NO | Item                  | Criterion  |                           |
|----|-----------------------|--|---------------------------|
| 11 | Soldering             | <ul> <li>11.1 No un-melted solder paste may be present on the PCB.</li> <li>11.2 No cold solder joints, missing solder connections, oxidation or icicle.</li> <li>11.3 No residue or solder balls on PCB.</li> <li>11.4 No short circuits in components on PCB.</li> </ul>           | 2.5<br>2.5<br>2.5<br>0.65 |
|    |                       | 12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP.  | 2.5                       |
| 12 | General<br>appearance | <ul> <li>12.2 No cracks on interface pin (OLB) of TCP.</li> <li>12.3 No contamination, solder residue or solder balls on product.</li> <li>12.4 The IC on the TCP may not be damaged, circuits.</li> <li>12.5 The uppermost edge of the protective strip on the interface</li> </ul> | 0.65<br>2.5<br>2.5        |
|    |                       | pin must be present or look as if it cause the interface pin to sever.  12.6 The residual rosin or tin oil of soldering (component or chip   | 2.5                       |
|    |                       | component) is not burned into brown or black color.  12.7 Sealant on top of the ITO circuit has not hardened.  | 2.5                       |
|    |                       | 12.8 Pin type must match type in specification sheet.  | 2.5                       |
|    |                       | <ul><li>12.9 OLED pin loose or missing pins.</li><li>12.10 Product packaging must the same as specified on</li></ul>   | 0.65<br>0.65              |
|    |                       | packaging specification sheet.   | 0.65                      |
|    |                       | 12.11 Product dimension and structure must conform to product specification sheet.   | 0.65                      |

| Check Item   | Classification | Criteria                            |
|--|----------------|-------------------------------------|
| No Display   | Major          |                                     |
| Missing Line                                       | Major          |                                     |
| Pixel Short  | Major          |                                     |
| Darker Short                                       | Major          |                                     |
| Wrong Display                                      | Major          |                                     |
| Un-uniform<br>B/A x 100% < 70%<br>A/C x 100% < 70% | Major          | A Normal B Dark Pixel C Light Pixel |

### 11.Precautions in use of OLED Modules

### **Modules**


- (1) Avoid applying excessive shocks to module or making any alterations or modifications to it.
- (2) Don't make extra holes on the printed circuit board, change the components or modify its shape of OLED display module.
- (3) Don't disassemble the OLED display module.
- (4) Do not apply input signals while the logic power is off.
- (5) Don't operate it above the absolute maximum rating.
- (6) Don't drop, bend or twist OLED display module.
- (7) Soldering: only to the I/O terminals.
- (8) Hot-Bar FPC soldering condition: 280~350C, less than 5 seconds.
- (9) Winstar has the right to change the passive components (Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.) and change the PCB Rev. (In order to satisfy the supplying stability, management optimization and the best product performance...etc, under the premise of not affecting the electrical characteristics and external dimensions, Winstar have the right to modify the version.)
- (10) Winstar has the right to upgrade or modify the product function.

#### 11.1. Handling Precautions

- (1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
- (2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- (3) If pressure is applied to the display surface or its neighborhood of the OLED display module, the cell structure may be damaged. So, be careful not to apply pressure to these sections.
- (4) The polarizer covering the surface of the OLED display module is soft and easily scratched.
- (5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage by using following adhesion tape.
  - \* Scotch Mending Tape No. 810 or an equivalent
  - Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- \* Water
- \* Ketone
- \* Aromatic Solvents
- (6) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OLED display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5.
- (7) Do not touch the following sections whenever possible while handling the OLED display modules.
  - \* Pins and electrodes
  - \* Pattern layouts such as the TCP & FPC
- (8) Hold OLED display module very carefully when placing OLED display module into the System housing. Do not apply excessive stress or pressure to OLED display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- (9) Do not apply stress to the LSI chips and the surrounding molded sections.
- (10) Pay sufficient attention to the working environments when handing OLED display modules to prevent occurrence of element breakage accidents by static electricity.
  - \* Be sure to make human body grounding when handling OLED display modules.
  - \* Be sure to ground tools to use or assembly such as soldering irons.
  - \* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
  - \* Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protective film.


#### 11.2. Storage Precautions

- (1) When storing OLED display modules, put them in static electricity preventive bags to avoid be directly exposed to sun or lights of fluorescent lamps. (We recommend you to store these modules in the packaged state when they were shipped from Winstar. At that time, be careful not to let water drops adhere to the packages or bags.)
- (2) When the OLED display module is being dewed or when it is placed under high temperature or high humidity environments, the electrodes may be corroded if electric current is applied. Please store it in clean environment.


### 11.3. Designing Precautions

- (1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, OLED display module may be damaged.
- (2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specification and to make the signal line cable as short as possible.
- (3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD / VCC). (Recommend value: 0.5A)
- (4) Pay sufficient attention to avoid occurrence of mutual noise interference with the nearby devices.
- (5) As for EMI, take necessary measures on the equipment side basically.
- (6) If the power supplied to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module.
  - \* Connection (contact) to any other potential than the above may lead to rupture of the IC.
- (7) If this OLED driver is exposed to light, malfunctioning may occur and semiconductor elements may change their characteristics.
- (8) The internal status may be changed, if excessive external noise enters into the module. Therefore, it is necessary to take appropriate measures to suppress noise generation or to protect module from influences of noise on the system design.
- (9) We recommend you to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

- (10) It's pretty common to use "Screen Saver" to extend the lifetime and Don't use the same image for long time in real application. When an OLED display module is operated for a long of time with fixed pattern, an afterimage or slight contrast deviation may occur.
- (11) The limitation of FPC and Film bending.



(12) The module should be fixed balanced into the housing, or the module may be twisted.



(13) Please heat up a little the tape sticking on the components when removing it; otherwise the components might be damaged.

### 11.4. Precautions when disposing of the OLED display modules

(1) Request the qualified companies to handle industrial wastes when disposing of the OLED display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.