

G133HAN02.2 Ver 1.0

Distributed by www.texim-europe.com


AU OPTRONICS CORPORATION



1 of 32

() Preliminary Specifications (V) Final Specifications

Module13.3"(13.26") FHD 16:9 Color TFT-LCD with LED Backlight
designModel NameG133HAN02.2Note(\bigcirc)LED Backlight with driving circuit design







Product Specification AU OPTRONICS CORPORATION

Contents

1.	. Handling Precautions	4
2	. General Description	5
	2.1 General Specification	
	2.2 Optical Characteristics	7
3	. Functional Block Diagram	. 12
4	. Absolute Maximum Ratings	. 12
	4.1 Absolute Ratings of TFT LCD Module	12
	4.2 Absolute Ratings of Environment	12
5	Electrical Characteristics	. 14
	5.1 TFT LCD Module	14
	5.2 Backlight Unit	17
6	. Signal Interface Characteristic	
	6.1 Pixel Format Image	
	6.2 Integration Interface Requirement	20
	6.3 Interface Timing	
	6.4 Power ON/OFF Sequence	
7.	Panel Reliability Test	. 26
	7.1 Vibration Test	
	7.2 Shock Test	
	7.3 Reliability Test	
8	. Mechanical Characteristics	
	8.1 Total Solution Outline Dimension	
9	Shipping and Package	. 28
	9.1 Shipping Label Format	
	9.2 Carton packing	
	9.3 Shipping Package of Palletizing Sequence	
1	0. Appendix: EDID Description	



AU OPTRONICS CORPORATION

Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1	All	First Edition		
0.2 2021/12/8	6	OP Temp:0~50℃	OP Temp:0~60℃ (panel surface temp)	
0.3 2022/6/13	5	Support Name PA P Var 2 Non Name arrange GB 0.04 0.10 And Changing 0.06 0.06 trapp 0.06 0.06	Lowerstrike Wildler, Wildler, Portf. 433 (pp. Reser Charanterstein Wordt, Licht Strammen, 25 (PR) 433 (PR) Weinger, Parene, 380 (PR) Weinger, Parene, 380 (PR)	
	7		Rg No. Cont Cont Cont Gard Soc Soc <td></td>	
	14	Norm Str. Str. Str.	Specifie Parameter Min. Type Data Data VVD LangeLOD 3.5 3.8 Point Here 1 VDD VDD New -1.07 6.8 Note 1.07 DD DD Charmet 1.07 1.08 Note Note 1.07 DD DD Charmet 1.07 1.08 Note	
	17	Function Factor Boot Boot	Name No.0 No.0 <th< td=""><td></td></th<>	
	26	17 Auton Nat	Mn Xecura (colific) No. Version (colific) No. No. No. No. No.	
	27			
	30	P. exet. H3P bench.	A constraint A constraint B constraint B constraint	
1.0		Preliminary spec V 0.3	Final spec V1.0	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12)Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.

4 of 32

13) Continuous displaying fixed pattern may induce image sticking or abnormal display. It's recommended to use screen saver or power off panel periodically.



AU OPTRONICS CORPORATION

2. General Description

G133HAN02.2 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 16.2M colors with LED backlight driving circuit. All input signals are eDP (Embedded DisplayPort) interface compatible.

G133HAN02.2 is designed for industrial display applications.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^\circ\!\mathrm{C}$ condition:

Items	Unit	Specificati	ons				
Screen Diagonal	[mm]	336.71					
Active Area	[mm]	293.472x16	65.078				
Pixels H x V		1920x3(RG	B) x 108	30			
Pixel Pitch	[mm]	0.1529 x 0.	1 <mark>52</mark> 9				
Pixel Format		R.G. <mark>B.</mark> Ver	tic <mark>al S</mark> trij	pe	DE		
Display Mode		Normally B	lack		0 .		
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m ²]	500 typ. (center point)					
Luminanc <mark>e</mark> Uniformity		1.25 m <mark>ax.</mark> (
Contrast Ratio		800 typ					
Response Time	[ms]	27 typ / 35 Max					
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	Logic power max :0.8W @3.3V White pattern LED Power max :2.57W @ VLED 12V in					
Weight	[Grams]	280 max					
			Min.	Тур.	Max.		
Physical Size		Length	194.8	195.3	195.8		
Include bracket	[mm]	Width	305.8	306.3	306.8		
		Thickness	-	-	3.0 (Panel Side) 3.2 (PCBA Side)		
Electrical Interface		2 Lane eDF	P 1.2				

......



Ver 1.0

G133HAN02.2

Product Specification AU OPTRONICS CORPORATION

Glass Thickness	[mm]	0.4
Surface Treatment		Glare
Support Color		16.2M colors
Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +60 (panel surface temp) -20 to +60
RoHS Compliance		RoHS Compliance





AU OPTRONICS CORPORATION

2.3 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

ltem		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=16.1mA (Base Panel Only)			Center point	400	500	-	cd/m2	1, 4, 5.
Viewing A	ngle	θR θL	Horizontal (Right) CR = 10 (Left)	80 80 80	89 89 89		degree	4, 9
		ψH ψL	Vertical (Upper) CR = 10 (Lower)	80	89 89	-		
	Luminance Uniformity		5 Points	-	-	1.25		1, 3, 4
	Luminance Uniformity		13 Points	-	-	1.6		2, 3, 4
Contrast R	Contrast Ratio			600	800	-		4, 6
Cross ta	Cross talk					1.5		4, 7
Response	Response Time		Rising + Falling	-	27	-		
	Red	Rx		0. <mark>54</mark> 5	0.575	0.605	D	
		Ry		0.305	0.335	0.365		
Color /	Green	Gx		0.310	0.340	0. <mark>370</mark>		
Chromaticity		Gy		0.550	0.580	0.610	-	
Coodinates	Blue	Bx	CIE 1931	0.130	0.160	0.190	-	4
		Ву		0.085	0.115	0.145	-	
	White	Wx		0.283	0.313	0.343	-	
	Wille	Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		




Product Specification AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

2	_	Maximum Brightness of five points
Ο W	5 =	Minimum Brightness of five points
6		Maximum Brightness of thirteen points
δ W1	3 =	Minimum Brightness of thirteen points

Note 4: Measurement method

Ver 1.0

G133HAN02.2


The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after



Product Specification

AU OPTRONICS CORPORATION

lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



9 of 32

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)

Ver 1.0



Product Specification

AU OPTRONICS CORPORATION




Note 8: Definition of response time:

G133HAN02.2

Ver 1.0

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.





G133HAN02.2


Ver 1.0

Product Specification

AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

3. Functional Block Diagram

Schematic Block Diagram



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	VDD	-0.3	4	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

G133HAN02.2 Ver 1.0



Product Specification AU OPTRONICS CORPORATION

Note 2: Permanent damage to the device may occur if exceed maximum values


Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).

Note 5: The packing material of system forbid to involve ammonium component

Note 6: The reliability test conditions of system do not exceed the verified conditions of TFT module

Note 7: Be sure the panel test condition do not exceed the component limitation of TFT module(TN Liquid crystal, for example)





Product Specification

14 of 32

AU OPTRONICS CORPORATION

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows:

The power specification are measured under 25 $^\circ\!\mathrm{C}$ and frame frequency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	Note 1
PDD	VDD Power	-	0.7	0.8	[Watt]	Note 2
IDD	IDD Current	-	212	242	[mA]	Note 2
IRush	Inrush Current	-	-	1500	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	


Note 1 : Measure in panel VDD

Note 2 : Maximum Measurement Condition : White pattern at VDD: 3.3V driving voltage.

Note 3 : Measure Condition

G133HAN02.2

Ver 1.0



Vin rising time




Product Specification

AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;

Display Port main link signal:




	Display port main link				
		Min	Тур	Max	unit
VCM	RX input DC Common Mode Voltage		0		V
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	150		1380	mV





Product Specification AU OPTRONICS CORPORATION

Display Port AUX_CH signal:



Display port AUX_CH					
		Min	Тур	Max	unit
VCM	AUX DC Common Mode Voltage		0		V
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	290		1380	mV

Display Port VHPD signal:

G133HAN02.2

Ver 1.0

	Display port V	HPD			
		N	1in Typ	Max	unit
VHPD HPD Voltage			3 -	3.6	V



Product Specification

AU OPTRONICS CORPORATION

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power						
Consumption	PLED	-	-	2.57	[Watt]	(Ta=25℃), Note 1
LED Life-Time	N/A	50,000	-	-	Hour	(Ta=25℃), Note 2

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency @ VLED=12V

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED (Note 1)	10.0	12.0	13.2	[Volt]	
LED Enable Input H <mark>ig</mark> h Level	VLED_EN	2.2	-	5.5	[Volt]	
LED <mark>E</mark> nable Input Low Level	(Note 2)	-	-	0.6	[Volt]	Define as
PWM Logic Input High Level	VLED_PWM	2.2	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	(Note 2)	-	-	0.6	[Volt]	(Ta=25℃)
PWM Input Frequency	FPWM	200	1K	20K	Hz	
PWM Duty Ratio	Duty	1 (Note 3)		100	%	

Note 1 : Measured in panel VLED

G133HAN02.2 Ver 1.0

Note 2 : Recommend system pull up/down resistor no bigger than 10kohm



G133HAN02.2 Ver 1.0

Product Specification

AU OPTRONICS CORPORATION

Note 3 : If the PWM duty ratio(min) is set between 5% to 1%, the PWM input frequency should be set below

1KHz . The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.



Product Specification AU OPTRONICS CORPORATION


6. Signal Interface Characteristic

6.1 Pixel Format Image

Ver 1.0

G133HAN02.2

Following figure shows the relationship of the input signals and LCD pixel format.



...................................



Product Specification AU OPTRONICS CORPORATION

6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector	
Manufacturer	IPEX	
Type / Part Number	IPEX 20765-030E-11A (0.5mm pitch)	
Mating Housing/Part Number	IPX or compatible	


6.2.2 Pin Assignment

Pin	Symbol	Description
1	NC	Reserved for LCD supplier
2	GND	High Speed Ground
3	Lane1_N	Complement Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	GND	High Speed Ground
6	Lane0_N	Complement Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Channel
10	AUX_CH_N	Complement Signal Auxiliary Channel
11	GND	High Speed Ground
12	VDD	LCD logic power
13	VDD	LCD logic power
14	NC	LCD Panel Self Test Enable (Optional)
15	GND	LCD logic and driver ground
16	GND	LCD logic and driver ground
17	HPD	HPD Signal pin
18	BL_GND	LED Backlight ground
19	BL_GND	LED Backlight ground
20	BL_GND	LED Backlight ground
21	BL_GND	LED Backlight ground
22	VLED_EN	LED Backlight control on/off control
23	VLED_PWM	System PWM signal input for dimming
24	NC	Reserved for LCD supplier
25	NC	Reserved for LCD supplier
26	VLED	LED Backlight Power
27	VLED	LED Backlight Power
28	VLED	LED Backlight Power
29	VLED	LED Backlight Power
30	NC	Reserved for LCD supplier



Product Specification

AU OPTRONICS CORPORATION



Note1: Start from right side.

G133HAN02.2 Ver 1.0

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of **eDP inputs** are as following.





Product Specification

AU OPTRONICS CORPORATION

6.3.1 Timing Characteristics


Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Para	neter	Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-		60	-	Hz
Clock fr	Clock frequency		68	70.5	75.9	MHz
	Period	Τv	1100	1116	1150	
Vertical	Active	Tvd		1080		TLine
Section	Blanking	Тув	20	36	70	
	Period	Тн	1030	1052	1100	
Horizontal Active		Тно		960		T _{Clock}
Section	Blanking	Тнв	70	92	140	

Note 1 : The above is as optimized setting

6.3.2 Timing diagram

G133HAN02.2 Ver 1.0





Product Specification

AU OPTRONICS CORPORATION

6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

0.9 LCD VDD LCD VDD 0.1 LCD VDD Τ2 T10 eDP Black Video Video From Source Black Video Display T3 HPD from Sink Sink Aux Channel Operational Aux CH Τ4 Τ7 Source Main-Link Link ldle Valid Video Data Idle or off Training Data T5 **T**8 Т9 🔫 Display Enabled Disabled Backlight

Display Port panel power sequence:



Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



Product Specification

AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Description	Doud by		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	nutes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
T2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
T6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
77	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
T8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
T9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	Oms		500ms	DE
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCD VDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

Note 3: The sink must support AUX_CH polling by the source immediately following LCD VDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.




G133HAN02.2 Ver 1.0

Distributed by www.texim-europe.com

Product Specification AU OPTRONICS CORPORATION

Display Port panel B/L power sequence timing parameter:



	Min (ms)	Max (ms)
T13	0.2	10
T14	0	-
T15	0	-
T16	0	-
T17	0	-
T18	0.2	10
T19	1*	-
T20	1*	-

Note : When the adapter is hot plugged, the backlight power supply sequence is shown as below.

VLED (Backlight power supply) (Hot Plug) T19 T20

Seamless change: T19/T20 = 5xT_{PWM}* *T_{PWM}= 1/PWM Frequency

- Note 1 : If T14,T15,T16,T17<10ms · The display garbage may occur. We suggest T14,T15,T16,T17>10ms to avoid the display garbage.
- Note 2 : If T13 or T18<0.5ms , the inrush current may cause the damage of fuse. If T13 or T18<0.5ms , the inrush current I²t is under typical melt of fuse Spec. , there is no mentioned problem.



Product Specification

AU OPTRONICS CORPORATION

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 1.5 G
- Frequency: 10 500Hz Random
- Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 220 G , Half sine wave
- Active time: 2 ms
- Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

		1
Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 60°C, Dry, 300h	
Low Temperature Operation	Ta=0°C, 300h	
High Temperature Storage	Ta= 60℃, 300h	
Low Temperature Storage	Ta= -20°C, 250h	
Thermal Shock Test	Ta=-20°C(30min) ~60°C(30min), 100cycles condition.	
ESD	Contact : ±8 KV	Note 1
	Air : ±15 KV	


Note1: According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. No data lost

.............................

Self-recoverable. No hardware failures.

8. Mechanical Characteristics


8.1 Outline Dimension




G133HAN02.2 Ver 1.0

9. Shipping and Package

9.1 Shipping Label Format



 Total 45 pcs /carton



9.3 Shipping Package of Palletizing Sequence

ham		Specification	-	Remark
ltem	Q'ty	Dimension	Weight (kg)	Kemark
Packing Material	I	446(L)mm x373(W)mm x 293(H)mm	1.4	TRAY +Box
Packing	45 pcs/carton	446(L)mm x373(W)mm x 293(H)mm	11.8	with panel & cushion
Pallet	I	11 <mark>50(L)</mark> mm x 910(W)mm x 13 <mark>2(H</mark>)mm	14	
Pallet after Packing	boxes/pallet	1150(L)mm x 910(W)mm x 1304(H)mm	300	24 carton

......

10. Appendix: EDID Description

Address	FUNCTION	Value	Note
HEX		HEX	
00	Header	00	
01		FF	
02		FF	
03		FF	
04		FF	
05		FF	
06		FF	
07		00	
08	EISA Manuf. Code LSB	06	
09	Compressed ASCII	AF	
0A	Product Code	2D	
-	hex, LSB first		
0B		22	
00	32-bit ser #	00	
0D		00	
0E		00	
0F		00	
10	Week of manufacture	33	
11	Year of manufacture	83	
12	EDID Structure Ver.	01	
13	EDID revision #	04	
14	Video input def. (digital I/P, non-TMDS, CRGB)	AO	
15	Max H image size (rounded to cm)	1D	
16	Max V image size (rounded to cm)	11	
17	Display Gamma (=(gamma*100)-100)	78	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	
19	Red/green low bits (Lower 2:2:2:2 bits)	59	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	B5	
1B	Red x (Upper 8 bits)	92	
1C	Red y/ highER 8 bits	58	
1D	Green x	58	
1E	Green y	92	
1F	Blue x	28	
20	Blue y	1E	
21	White x	50	
22	White y	54	
23	Established timing 1	00	
24	Established timing 2	00	
25	Established timing 3	00	
26	Standard timing #1	01	
27		01	
28	Standard timing #2	01	
29		01	
29 2A	Standard timing #3	01	
	รเล่าเนล่าน แทบบระ		
2B 2C	Standard timing #4	01	
26	Standard timing #4	01	

2D 01 2E Standard timing #5 01 30 Standard timing #6 01 31 01 01 32 Standard timing #7 01 33 01 01 34 Standard timing #8 01 35 01 01 36 Pixel Clock/10000 LSB 14 37 Pixel Clock/10000 USB 37 38 Horz Active Lower 8bits 80 39 Horz Active Lower 8bits 88 3A HorzAct:HorzBink Upper 4:4 bits 3C Vertical Blanking Lower 8bits 24 3D Vert Act : Vertical Blanking (upper 4:4 bit) 40 3E HorzSync. Offset 10 3F HorzSync. Offset : VertSync.Width 3E 41 Horzontal Image Size Lower 8bits 25 43 Vertical Image Size Lower 8bits 45 44 Horizontal Border (zero for internal LCD) 00 45 Horizontal Border (zero for internal LCD) 00	
2F 01 30 Standard timing #6 01 31 01 01 32 Standard timing #7 01 33 01 01 34 Standard timing #8 01 35 01 01 36 Pixel Clock/10000 LSB 14 37 Pixel Clock/10000 USB 37 38 Horz active Lower 8bits 80 39 Horz Active Lower 8bits 81 34 Vertical Active Lower 8bits 38 38 39 Vertical Blanking Lower 8bits 38 30 Vertical Active Lower 8bits 24 30 39 Vertical Blanking (upper 4:4 bit) 40 31 Uptical Active Elower 8bits 24 32 30 Vert Act : Vertical Blanking (upper 4:4 bit) 40 31 Uptical Active Elower 8bits 25 41 40 Vertical Image Size Lower 8bits 25	
30 Standard timing #6 01 31 01 32 Standard timing #7 01 33 01 01 34 Standard timing #8 01 35 01 01 36 Pixel Clock/10000 LSB 14 37 Pixel Clock/10000 USB 37 38 Horz active Lower 8bits 80 39 Horz Active Lower 8bits 80 34 Vertical Active Lower 8bits 88 34 HorzAct:HorzBlnk Upper 4:4 bits 70 38 Vertical Active Lower 8bits 38 32 34 HorzSync.Offset 10 35 39 Vert Act : Vertical Blanking (upper 4:4 bit) 40 31 Vertical Image Size Lower 8bits 24 30 Vert Act : VertSync.Width 36 41 HorzSync.Offset : VertSync.Width 36 42 Horizontal Image Size Lower 8bits 25 43 Vertical Image Size Lower 8bits 25 44	
31 01 32 Standard timing #7 01 33 01 01 34 Standard timing #8 01 35 01 01 36 Pixel Clock/10000 LSB 14 37 Pixel Clock/10000 USB 37 38 Horz active Lower 8bits 80 39 Horz active Lower 8bits 80 39 Horz blanking Lower 8bits 88 3A HorzAct:HorzBlnk Upper 4:4 bits 70 3B Vertical Active Lower 8bits 38 32 3C Vertical Blanking Lower 8bits 24 30 3F HorzSync. Offset 10 35 3F HorzSync.Offset : VertSync.Width 3E 40 40 VertSync.Offset : VertSync.Width 32 43 41 Horizontal Image Size Lower 8bits 25 43 Vertical Image Size Lower 8bits 45 44 Horizontal & Vertical Image Size Lower 6bits 45	
32 Standard timing #7 01 33 01 34 Standard timing #8 01 35 01 36 Pixel Clock/10000 LSB 14 37 Pixel Clock/10000 USB 37 38 Horz active Lower 8bits 80 39 Horz Active Lower 8bits 88 3A Horzzettikower 8bits 38 3C Vertical Active Lower 8bits 38 3C Vertical Blanking Lower 8bits 24 3D Vert Act : Vertical Blanking (upper 4:4 bit) 40 3F HorzSync. Offset 10 3F HorzSync. Offset : VertSync.Width 3E 41 Horzettial Image Size 00 42 Horizontal Image Size Lower 8bits 43 Vertical Image Size Lower 8bits 44 Horizontal Image Size Lower 8bits 45 Horizontal Border (zero for internal LCD) 00 46 Vertical Border (zero for internal LCD) 00 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18	
33 01 34 Standard timing #8 01 35 01 36 Pixel Clock/10000 LSB 14 37 Pixel Clock/10000 USB 37 38 Horz active Lower 8bits 80 39 Horz active Lower 8bits 80 39 Horz blanking Lower 8bits 88 3A HorzAct:HorzBlnk Upper 4:4 bits 3C Vertical Active Lower 8bits 24 3D Vert Act : Vertical Blanking (upper 4:4 bit) 40 3E HorzSync. Offset 10 3F HorzSync. Offset : VertSync.Width 3E 40 Vertical Image Size Lower 8bits 25 41 Horz‖ Sync Offset/Width Upper 2bits 00 42 Horizontal Image Size Lower 8bits 25 43 Vertical Image Size Lower 8bits A5 44 Horizontal Border (zero for internal LCD) 00 45 Horizontal Border (zero for internal LCD) 00 46 Vertical Border (zero for internal LCD) 00 <t< th=""><th></th></t<>	
34Standard timing #801350136Pixel Clock/10000 LSB1437Pixel Clock/10000 USB3738Horz active Lower 8bits8039Horz blanking Lower 8bits883AHorzAct:HorzBlnkUpper 4:4 bits703BVertical Active Lower 8bits3832Vertical Blanking Lower 8bits3835243039Vert Act : Vertical Blanking (upper 4:4 bit)4036HorzSync. Offset1037Horzsync. Offset : VertSync.Width3E40VertSync.Offset : VertSync.Width3E41Horzontal Image Size Lower 8bits2543Vertical Image Size Lower 8bitsA544Horizontal & Vertical Image Size (upper 4:4 bits)1045Horizontal Border (zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
350136Pixel Clock/10000 LSB1437Pixel Clock/10000 USB3738Horz active Lower 8bits8039Horz blanking Lower 8bits883AHorzAct:HorzBlnkUpper 4:4 bits703BVertical Active Lower 8bits383CVertical Blanking Lower 8bits243DVert Act : Vertical Blanking (upper 4:4 bit)403EHorzSync. Offset103FHorzSync.Width1040VertSync.Offset : VertSync.Width3E41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image Size Lower 8bits2543Vertical Image Size Lower 8bitsA544Horizontal & Vertical Image Size (upper 4:4 bits)1045Horizontal Border (zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
36Pixel Clock/10000LSB1437Pixel Clock/10000USB3738Horz activeLower 8bits8039Horz blankingLower 8bitsB83AHorzAct:HorzBlnkUpper 4:4 bits703BVertical ActiveLower 8bits383CVertical BlankingLower 8bits243DVert Act : Vertical Blanking(upper 4:4 bit)403EHorzSync. Offset103FHorzSync.Width1040VertSync.Offset : VertSync.Width3E41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image SizeLower 8bits2543Vertical Image SizeLower 8bitsA544Horizontal & Vertical Image Size1045Horizontal Border(zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
37Pixel Clock/10000USB3738Horz activeLower 8bits8039Horz blankingLower 8bits883AHorzAct:HorzBlnkUpper 4:4 bits703BVertical ActiveLower 8bits383CVertical BlankingLower 8bits243DVert Act : Vertical Blanking(upper 4:4 bit)403EHorzSync. Offset103FHorzSync.Width1040VertSync.Offset : VertSync.Width3E41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image SizeLower 8bits2543Vertical Image SizeLower 8bits4544Horizontal Border(zero for internal LCD)0045Horizontal Border(zero for internal LCD)0047Signal (non-intr, nom, no stero, sep sync, neg pol)18	
38Horz activeLower 8bits8039Horz blankingLower 8bitsB83AHorzAct:HorzBlnkUpper 4:4 bits703BVertical ActiveLower 8bits383CVertical BlankingLower 8bits243DVert Act : Vertical Blanking(upper 4:4 bit)403EHorzSync. Offset103FHorzSync.Width1040VertSync.Offset : VertSync.Width3E41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image SizeLower 8bits2543Vertical Image SizeLower 8bitsA544Horizontal Border(zero for internal LCD)0046Vertical Border(zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
39Horz blankingLower 8bitsB83AHorzAct:HorzBlnkUpper 4:4 bits703BVertical ActiveLower 8bits383CVertical BlankingLower 8bits243DVert Act : Vertical Blanking(upper 4:4 bit)403EHorzSync. Offset103FHorzSync.Width1040VertSync.Offset : VertSync.Width3E41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image SizeLower 8bits2543Vertical Image SizeLower 8bitsA544Horizontal & Vertical Image Size(upper 4:4 bits)1045Horizontal Border(zero for internal LCD)0046Vertical Border(zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
3AHorzAct:HorzBlnkUpper 4:4 bits703BVertical ActiveLower 8bits383CVertical BlankingLower 8bits243DVert Act : Vertical Blanking(upper 4:4 bit)403EHorzSync. Offset103FHorzSync.Width1040VertSync.Offset : VertSync.Width3E41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image SizeLower 8bits43Vertical Image SizeLower 8bits44Horizontal & Vertical Image Size1045Horizontal Border(zero for internal LCD)0046Vertical Border(zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
3BVertical ActiveLower 8bits383CVertical BlankingLower 8bits243DVert Act : Vertical Blanking(upper 4:4 bit)403EHorzSync. Offset103FHorzSync.Width1040VertSync.Offset : VertSync.Width3E41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image SizeLower 8bits43Vertical Image SizeLower 8bits44Horizontal & Vertical Image Size1045Horizontal Border(zero for internal LCD)0046Vertical Border(zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
3CVertical BlankingLower 8bits243DVert Act : Vertical Blanking(upper 4:4 bit)403EHorzSync. Offset103FHorzSync.Width1040VertSync.Offset : VertSync.Width3E41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image SizeLower 8bits43Vertical Image SizeA544Horizontal & Vertical Image Size(upper 4:4 bits)45Horizontal Border(zero for internal LCD)46Vertical Border(zero for internal LCD)47Signal (non-intr, norm, no stero, sep sync, neg pol)18	
3DVert Act : Vertical Blanking(upper 4:4 bit)403EHorzSync. Offset103FHorzSync.Width1040VertSync.Offset : VertSync.Width3E41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image SizeLower 8bits43Vertical Image SizeLower 8bits44Horizontal & Vertical Image Size1045Horizontal & Vertical Image Size0046Vertical Border(zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
3EHorzSync. Offset103FHorzSync.Width1040VertSync.Offset : VertSync.Width3E41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image SizeLower 8bits43Vertical Image SizeLower 8bits44Horizontal & Vertical Image Size(upper 4:4 bits)45Horizontal Border(zero for internal LCD)0046Vertical Border(zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
3FHorzSync.Width1040VertSync.Offset : VertSync.Width3E41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image SizeLower 8bits43Vertical Image SizeLower 8bits44Horizontal & Vertical Image Size(upper 4:4 bits)45Horizontal Border(zero for internal LCD)46Vertical Border(zero for internal LCD)47Signal (non-intr, norm, no stero, sep sync, neg pol)18	
40VertSync.Offset : VertSync.Width3E41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image Size Lower 8bits2543Vertical Image Size Lower 8bitsA544Horizontal & Vertical Image Size (upper 4:4 bits)1045Horizontal Border (zero for internal LCD)0046Vertical Border (zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
41Horz‖ Sync Offset/Width Upper 2bits0042Horizontal Image SizeLower 8bits2543Vertical Image SizeLower 8bitsA544Horizontal & Vertical Image Size(upper 4:4 bits)1045Horizontal Border(zero for internal LCD)0046Vertical Border(zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
42Horizontal Image SizeLower 8bits2543Vertical Image SizeLower 8bitsA544Horizontal & Vertical Image Size(upper 4:4 bits)1045Horizontal Border(zero for internal LCD)0046Vertical Border(zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
43 Vertical Image Size Lower 8bits A5 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 45 Horizontal Border (zero for internal LCD) 00 46 Vertical Border (zero for internal LCD) 00 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18	
44Horizontal & Vertical Image Size (upper 4:4 bits)1045Horizontal Border (zero for internal LCD)0046Vertical Border (zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
45Horizontal Border (zero for internal LCD)0046Vertical Border (zero for internal LCD)0047Signal (non-intr, norm, no stero, sep sync, neg pol)18	
46 Vertical Border (zero for internal LCD) 00 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18	
47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18	
	•
48 Detailed timing/monitor 00	
49 descriptor #2 00	
4A 00	
4B 0F	
4C 00	
4D 00	
4E 00	
4F 00	
50 00	
51 00	
52 00	
53 00	
54 00	
55 00	
56 00	
57 00	
58 00	
59 20	
5A Detailed timing/monitor 00	
5B descriptor #3 00	
5C 00	

5D		FE	
5E		00	
5F	Manufacture	41	А
60	Manufacture	55	U
61	Manufacture	4F	0
62		0A	
63		20	
64		20	
65		20	
66		20	
67		20	
68		20	
69		20	
6A		20	
6B		20	
6C	Detailed timing/monitor	00	
6D	descriptor #4	00	
6E		00	
6F		FE	
70		00	
71	Manufacture P/N	47	G
72	Manufacture P/N	31	1
73	Manufacture P/N	33	3
74	Manufacture P/N	33	3
75	Manufacture P/N	48	н
76	Manufacture P/N	41	A
77	Manufacture P/N	4E	Ν
78	Manufacture P/N	30	0
79	Manufacture P/N	32	2
7A	Manufacture P/N	2E	
7B	Manufacture P/N	32	2
7C		20	
7D		0A	
7E	Extension Flag	00	
7F	Checksum	69	

Disclaimer

ALL PRODUCTS, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Texim Europe B.V. its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Texim"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Texim makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product.

It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application.

Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time.

All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts.

Please contact us if you have any questions about the contents of the datasheet.

This may not be the latest version of the datasheet. Please check with us if a later version is available.





Headquarters & Warehouse

Elektrostraat 17 NL-7483 PG Haaksbergen The Netherlands

T:	+31 (0)53 573 33 33
E:	info@texim-europe.com
Homepage:	www.texim-europe.com





The Netherlands

Elektrostraat 17 NL-7483 PG Haaksbergen

T: +31 (0)53 573 33 33 E: nl@texim-europe.com



Belgium

Zuiderlaan 14, box 10 B-1731 Zellik

T: +32 (0)2 462 01 00 E: belgium@texim-europe.com



UK & Ireland

St Mary's House, Church Lane Carlton Le Moorland Lincoln LN5 9HS

T: +44 (0)1522 789 555 E: uk@texim-europe.com



Germany - North

Bahnhofstrasse 92 D-25451 Quickborn

T: +49 (0)4106 627 07-0 E: germany@texim-europe.com



Germany - South

Martin-Kollar-Strasse 9 D-81829 München

T: +49 (0)89 436 086-0 E: muenchen@texim-europe.com



Austria

Warwitzstrasse 9 A-5020 Salzburg

T: +43 (0)662 216 026 E: austria@texim-europe.com



Nordic

Søndre Jagtvej 12 DK-2970 Hørsholm

T: +45 88 20 26 30 E: nordic@texim-europe.com



Italy

Martin-Kollar-Strasse 9 D-81829 München

T: +49 (0)89 436 086-0 E: italy@texim-europe.com

www.texim-europe.com